MITSUBISHI



REVISIONS

*The manual number is given on the bottom left of the back cover.

÷,

Nov., 1986 Dec., 1988	IB (NA) 66057-A IB (NA) 66057-B	First edition
Dec., 1988	IB (NA) 66057-B	
		Correction Page 1-5, 2-1, 2-14, 4-9, 4-11, 5-1, 5-2, 5-4, 5-6, 6-1, 6-2, 6-3, 6-5, 6-6, 6-7, 6-12, 6-13, 6-14, 6-15, 6-16
		"Instructions for Strategic Materials" added
Mar., 1995	IB (NA) 66057-C	Addition CONTENTS, Section 6.12

INTRODUCTION

Thank you for choosing the Mitsubishi MELSEC-A Series of General Purpose Programmable Controllers. Please read this manual carefully so that the equipment is used to its optimum. A copy of this manual should be forwarded to the end User.

CONTENTS

1. GI	ENERAL DESCRIPTION	10
1.1 1.2	Instruction List 1 System Configurations 1 1.2.1 AOJ2 system 1 1.2.2 AOJ2 system + extension base unit system 1	-7 -7
1.3	Concept of Fail Safe Circuit	
2. CF	PU UNIT PERFORMANCE SPECIFICATIONS	25
2.1	CPU Unit Performance Specifications	2-1
2.2	Devices	2-3
	2.2.1 Device list	2-3
	2.2.2 Input/output	2-4
	2.2.3 Internal relay, latch relay	
	2.2.4 Link relay B	2-6
	2.2.5 Annuciator F	2-7
	2.2.6 Timer T	2-7
	2.2.7 Counter C	2-8
	2.2.8 Data register D	2-9
	2.2.9 Index registers Z, V	
	2.2.10 Link register W	
	2.2.11 Nesting N	
	2.2.12 Pointer P	
	2.2.13 Decimal constant H	
	2.2.14 Hexadecimal constant H	
2.3	Latch Range Setting and Latch Clear	
2.3	Concept of I/O Number Assignment	
2.7	2.4.1 A0J2 I/O unit	
	2.4.2 AQJ2 special function unit	
	2.4.3 Extension base unit	
2.5	Operation Processing Method	
2.5	2.5.1 Operation processing method	
	2.5.2 I/O processing method	
	2.5.2 Watch dog timer (WDT)	
	2.5.4 Timer and counter processing methods	
	2.5.5 Timer accuracy	
	2.5.6 Maximum counting speed of counter	
		-24
3. G	ENERAL DESCRIPTION FOR PROGRAMS \dots 3-1 ~ 3	3-3
3.1	Program	3-1
3.2	Program Write	
3.3	Program Configurations.	

4. GE	NERAL DESCRIPTION FOR INSTRUCTIONS	
4.1	Instruction Configurations	
	4.1.1 Instruction configurations.	
	4.1.2 Source, destination	
	4.1.3 16-bit, 24/32-bit processing instructions	
	4.1.4 Bit device digit specification	
4.2	Index Qualification	
4.3	Execution Conditions	
4,4	Error Processing	
	4.4.1 Operation error	
	4.4.2 Grammatical error	<u>.</u>
	4.4.3 Flags	
4.5	Special Relay List	
4.6	Special Register List	
5. SE		
		5-3
5.1	Program Example Using Sequence Instructions.	5.4
5.2	Supplementary Explanation for Sequence Instruction 5.2.1 LD, LDI, AND, ANI, OR, ORI	55. 5.4
	-	5-5
	5.2.2 ANB, ORB 5.2.3 OUT, SET, RST	5-5
	5.2.4 MC, MCR	
	5.2.5 PLS, PLF	
	5.2.6 SFT	
	5,2,0 51	
6. B/	ASIC AND APPLICATION INSTRUCTIONS	
6.1	Comparison Operation Instructions	=, (<>), <, >=, >, <=
6.2	BIN Data Arithmetic Operation Instructions	+,, *, /
6.3	6-Digit BCD Data Arithmetic Operation Instructions	DB+, DB6-5
6.4	BCD⇔BIN Conversion Instructions	BCD, DBCD, BIN, DBIN
6.5	Transfer Instructions	MOV, FMOV
6.6	Program Branch Instructions	FEND, CJ, CALL/RET, SUB, COM 6-8
0.0	6.6.1 Program explanation	
6.7	Shift Instructions	BSFL, DSFL, BSFR, DSFR 6-12
6.8	Logical Operation Instructions	WAND, WOR, WXOR, WXNR, NEG.6-13
6.9	Data Processing Instructions	SUM, DECO, ENCO 6-15
6.10	-	FROM, DFRO, TO, DTO 6-16
6.11	Other Instructions.	
••••	6.11.1 WDT reset	WDT 6-19
	6.11.2 Special timing pulse	DUTY6-20
	6.11.3 ASCII conversion	ASC6-21
	6,11,4 Print instructions	PR, PRC 6-22
6.12	BCD 6-digit multiplication/division, BIN 32-bit add	lition/subtraction/
	multiplication/division.	

7.	TROUBL	ESHOOTING
7.1	l Troub	eshooting
	7.1.1	Troubleshooting flow chart
	7.1.2	Flow chart used when "POWER" LED has turned off
	7.1.3	Flow chart used when "RUN" LED has turned off7-3
	7.1.4	Flow chart used when "RUN" LED flickers
	7.1.5	I/O unit troubleshooting
7.2	2 Error	Code List
AF	PENDICE	S APP-1 ~ APP-5
AF	PENDIX	I Operation Processing Time

.



1. GENERAL DESCRIPTION

This Programming Manual describes the performance specifications, instructions, troubleshooting, etc. required for programming of the A0J2CPU (P23, R23).

The A0J2CPU is used for an independent system. The A0J2CPUP23 and A0J2CPUR23 are used for data link. Configurations of the independent system.and data link system are as follows:

Independent system ... Consists of the A0J2CPU, the I/O units for the A0J2CPU, and the extension base unit for the A series.
 Data link system Connected to MELSEC-NET. The A0J2CPUP23 (R23) is usable only as a slave station. Comprised of the A0J2CPUP23 (R23) and the I/O units for the A0J2CPU.

For the A0J2CPU (P23, R23), the same instructions may be used. Instructions are available in 80 types (21 types of sequence instructions, 59 types of basic and application instructions). For the A0J2CPU, link register (W) cannot be used.

The following Manuals are also related to usage of the A0J2CPU (P23, R23).

- A0J2 (CPU Unit Edition) User's Manual
- A0J2 (I/O Unit Edition) User's Manual
- Operating Manuals for peripheral equipment
- User's Manuals for special function units
- Data Link Unit User's Manual

POINT

The A0J2CPU, A0J2CPUP23, and A0J2CPUR23 are hereinafter referred to as "A0J2".

1.1 Instruction List

, CO	Classifi- ation	Unit	Instruction Symbol	Symbol	Contents of Processing	Page		
			LD	<u></u> +	Logical operation start ("a" contact operation start)			
			LDI	├ ─── <i>\</i> //	Logical NOT operation start ("b" contact operation start)			
			AND		Logical product ("a" contact serial connection)			
			ANI		Logical product NOT ("b" contact serial connection)			
			OR	LI	Logical sum ("a" contact parallel connection)			
			ORI	L/	Logical sum NOT ("b" contact parallel connection)			
			ANB	━┯╺-┥┝╶╌┯━━┯╴-┥┝╶╶┲━ ┕╶-┥┝╼┙┕╶╌┥┝╴┚	AND between logical blocks (Serial connection between blocks)			
			ORB		OR between logical blocks (Parallel connection between blocks)			
			OUT	O+	Output of device			
	ç		د		SET	- SET D	ON/OFF of device	5-1
	structio		RST	RST D	Reset of device			
	Sequence instruction		MC		Master control start			
	Seque		MCR		Master control reset			
			PLS	- PLS D	At the rise of input signal, pulses of one program cycle are generated.			
			PLF		At the fall of input signal, pulses of one program cycle are generated.			
			SFT	- SFT D	1-bit shift of device			
-			NOP		For erasure of nonprocessing program or space			
					END	—	Return to step 0 Be sure to write at the end of program	
					MPS		Storage of operation results	
			MRD		Read of operation results stored by MPS			
			MPP		Read and reset of operation results stored by MPS			
structions			LD=	+ LD= S1S2-	Continuity when			
Logical operation instructions	=	16bits	AND=	-AND= \$1\$2-	(S1) = (S2) Non-continuity when (S1) ≠ (S2)	6-1		
Logical o			OR=	OR= \$1\$2	(31) + (32)			

Table 1.1 shows instructions available for the A0J2. Details of the instructions will be described in Chapters 5 and 6.

MELSEC-A

1-2 -

Ci	Classifi- cation		Instruction Symbol	Symbol	Contents of Processing	Page
			LD<>	<> \$1\$2	Continuity when	
	<> (#)	1	AND<>	<>	(S1) ≠ (S2) Non-continuity when	
	_		OR<>	<> \$1\$2	(S1) = (S2)	6-1
			LD>	> \$1\$2-	Continuity when	0.
	>	16bits	AND>	- <u>> s1s2</u> -	(S1) > (S2) Non-continuity when (S1) ≦ (S2)	
suo			OR>	└ <u>> \$1</u> \$2	(01) = (01)	
Logical operation instructions			LD<=	<= \$1\$2	Continuity when	
eration	≦	16bits	AND<=		(S1) ≦ (S2) Non-continuity when	
gical op			OR<=	<= S1S2	(S1) > (S2)	
			LD<	< <u>\$1</u> \$2	Continuity when	
	<	16bits	AND<	<s1_s2< td=""><td>(S1) < (S2) Non-continuity when (S1) ≧ (S2)</td><td rowspan="2">6-2</td></s1_s2<>	(S1) < (S2) Non-continuity when (S1) ≧ (S2)	6-2
			OR<	└ <u><</u> S1S2	(31) = (32)	
			LD>=	>= S1 S2	Continuity when	
	≧	16bits	AND>=		(S1) ≧ (S2) Non-continuity when (S1) < (S2)	
			OR>=			
ы	+	16bits	+	-+ SD-+	(D)+(S)→(D)	
instructi		16bits	-		(D) – (S) → (D)	
eration	*	16bits	*	-* S1 S2 D-4	. (S1)×(S2)→(D+1, D)	6-3
BIN arithemetic operation instruction	/	16bits		[/ S1 S2 D-+	(S1) ÷ (S2) → Quotient (D), Remainder (D+1)	
N arithe	+1	16bits	INC		(D)+1→(D)	
B	-1	16bits	DEC		(D) – 1 → (D)	
eration instruction	+	BCD 6 digits	DB+	-DB+ S D	(D+1, D)+(S+1, S) →(D+1, D)	6-5
BCD arithemtic operation instruction	_	BCD 6 digits	DB-	-DB-SD-	(D+1, D) - (S+1, S) $\rightarrow (D+1, D)$	

MELSEC-

e e e e e e e e e e e e e e e e e e e	Classifi- cation		Instruction Symbol	Symbol	Contents of Processing	Page
uo	BCD	16bits	BCD		BCD conversion (S) → (D) BIN(0~9999)	
BCD↔BIN convertion instruction		24 bits	DBCD	-DBCD S D-	BCD conversion (S1+1, S1) → (D+1, D) □BIN(0~99999999)	6-6
D+→BIN conve	BIN	16bits	BIN	-BIN S D-	BIN conversion (S) \longrightarrow (D) $\square_{BCD(0 \sim 9999)}$	0-0
BCI		24 bits	DBIN	-DBIN S D	$ \underbrace{ \begin{array}{c} \text{B!N conversion} \\ \underline{(S1+1,S1)} \longrightarrow (D+1,D) \\ \hline \\ BCD(0 \sim 99999999) \end{array} } $	
instruction	Transfer	16bits	MOV	MOVSD	(S)→(D)	6-7
Date transfer instruction	Same data block transfer	16 bits	FMOV	-FMOV SDn-		6-7
	Jump		CJ		Jump to P * * after input condition holds.	
tion	Program end		FEND	FEND +	Processing is completed during sequence program.	
Program branch instruction	Sub- routine call		CALL	CALL P**	Subroutine program of P** is executed after input condition holds.	
am branc	Return		RET	RET →	Return is made from subroutine program to sequence program.	6-8
Progr	Micro computer program call		SUB		Subroutine call of micro- computer program.	
	сом		СОМ	∲	Suspends program operation at execution of the COM instruction and processes general date in the END instruction line.	
tion	Logical product	16bits	WAND	-WAND S D	(D) AND (S) → (D)	
Logical operation instruction	Logical sum	16bits	WOR	-WOR SD	(D) OR (S) → (D)	6-13
Logical o	Exclusive logical sum	16bits	WXOR	-WXOR S D-	(D) XOR (S) → (D)	

1-4

MELSEC-A



ÖÖ	lassifi- ation	Unit	Instruction Symbol	Symbol	Contents of Processing	Page
Shift instruction	NOT exclusive logical sum	16bits	WXNR	-WXNR S D	(D) ∀ (S) → (D)	6-13 ⁻
	2's complement	1 Gbits	NEG	NEG D	(D) + 1 → (D)	
	Right ward shift	Bit unit	BSFR	BSFR D n		
Date processing	Right we	Word unit	DSFR			6-12
Date pr	d shift	Bit unit	BSFL	-BSFL D n-		
	Left ward shift	Word unit	DSFL	- DSFL D n		
unit instruction	Count	16bits	SUM	SUM S	(S) 15 0 D9003: Quantity of 1	
	Decode	2 ⁿ bits	DECO		8→256 decode (S) (D) → Decode	6-15
Special function	Encode	2 ⁿ bits	ENCO	-ENCO SD n	2568 encode (S) $2^n \text{bits} \xrightarrow{(D)}$	



G	Classifi- cation		Classifi- cation		Unit	Instruction Symbol	Symbol	Contents of Processing	Page						
	5 Data		L.	on	on	n	u	u	u	Data	1 word	FROM		Data are read from special	
ntelligent unit	special function	read	2words	DFRO		function unit.	6-16								
Intellig	Data read		1 word	ТО	TO n 1n 2 S n 3	Data are written to special	6-17								
	Ē	write	2words	DTO		function unit.	0-17								
	WDT reset			WDT	- WDT	WDT is reset in sequence program.	6-19								
Other instructions	Fi Cl	ming ock	1 bit	Δυτγ		Timing clock shown below is generated.	6-20								
õ	ASCII convertion			ASC	ASC D	Converts alphanumeric chara- cters into ASCII code and sto- res to D.	6-21								
	ASCII print			PR		ASCII code of 8 points (16 cha- racters) is output from specifi- ed device to output unit.									
				PRC		Comment of specified device is converted into ASCII code and output to output unit. This is also applicable to the comment of device 1.	6-23								

1-6



1.2 System Configurations

System configurations using the A0J2CPU are available in 2 types; the A0J2 system and the A0J2 system + extension base unit system.

1.2.1 A0J2 system

This section describes systems consisting the A0J2CPU, I/O units, and extension power supply unit, their I/O points, etc.





1.2.2 A0J2 system + extension base unit system

This section describes the configurations and I/O points of systems which combine the A0J2 system in Section 1.2.1 and the extension base unit system (A65B, A55B).

(In these system configurations, 4 I/O units are loaded in the extension base unit.)

I/O Points	System Configuration Example, I/O Number Assignment			
108 points (Input: 64 points) Output: 44 points	Power supply unit for A65B A0J2PW A0J2PW A0J2CPU A0JZCPU A0JZ			
184 points (Input: 96 points) Output: 88 points	A0J2CPU A0J2CPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU A0J2CCPU			
196 points (Input: 112 points) Output: 84 points)	A0J2CPU A0J2CPU (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)			
480 points (Input: 265 points) Output: 224 points)	AOJZPW Power supply unit for A65B AOJZPW AOJZ-E56 AOJZ-E56 AOJZ-E56 AOJZ-E56 AOJZ-E56 NOUZ-E56 AOJZ-E56 NOUZ-E56 AOJZ-E56 NOUZ-E56 AOJZ-E56 NOUZ-E56 NOUZ-E56 NOUZ-E56			
Maximum number of I/O points	480 points			
Maximum number of I/O units	4 units + 1 extension base unit (Maximum of 4 units may be loaded into the extension base unit)			
I/O cable	A0J2C01, A0J2C03, A0J2C06/A0J2C04B, A0J2C10B (for extension base)			
Remarks	 (1) A maximum of 4 A0J2 I/O units may be freely combined. (2) Be sure to install the extension base unit (A65B, A55B) at the final stage of system and set the extension base stage setting switch to "1". (3) Each of the A0J2 I/O units and the I/O units in extension base unit occupies 64 I/O points. For details of I/O number assignment, refer to Section 2.4. (4) The following special function units may be loaded into extension base unit. 1) Positioning unit (AD71) 2) High-speed counter unit (AD61) 3) A/D conversion unit (A68AD) 4) D/A conversion unit (A62DA) 5) Intelligent communication unit (AD51): only 1 unit usable for 1 system. (5) The A0J2CPU is incorporated with a power supply unit. Depending on a system, the extension power supply unit (A02PW) is required. Especially when A55B is used as extension base unit, the A0J2PW is required. Especially when A55B is used as extension base unit, the A65B, power is supplied from the power supply unit in base unit to the I/O units in A65B. 			



1.3 Concept of Fail Safe Circuit

When the power of system is turned on or off, process output may not temporarily perform normal operation due to the difference between the delay time and rise time of the power supply of programmable controller main unit and the external power supply (especially DC) for the process. Also, at the time of an error of the external power supply, output process may possibly make an erroneous operation.

In order to prevent the aforementioned erroneous operations from resulting in an erroneous operation of the entire system and also for safety reasons, constitute circuits (such as emergency stop circuit, protection circuit, and interlock circuit), that prevent machine damage or an accident due to erroneous operation outside the programmable controller.

A system design circuit example based on the above concept is shown on the following page.



System design circuit example



- *1: Run/stop circuit (run can be made when RA1, run output of programmable controller, turns on)
- *2: Alarm indicator (lamp or buzzer)
- *3: On when run by M9039
- *4: Power of output equipment is turned off when stopped. (At the time of emergency stop or stop due to operation of limit switch)
- *5: DC power supply establishment input signal
- *6: Set timer at the interval of time to when DC POWER SUPPLY is established. (Set a value to approx, 0.5 seconds)
- *7: On when run by M9039
- *8: Interlock circuit (Make up an interlock circuit in the exterior for the area which may lead to contrary operations such as forward and reverse rotations, machine damage, or accident)

The power-on procedure is as follows:

For AC

- 1) Turn on the power.
- 2) Set the CPU to RUN mode.
- 3) Turn on the start switch.

4) When the magnetic contactor (MC) turns on, output equipment is driven by program.

For AC/DC

- 1) Turn on the power.
- 2) Set the CPU to RUN mode.
- 3) When DC power is established, RA2 turns on.
- 4) When DC power is established 100%, timer (TM) is turned on. (The set value of TM should be a period of time from "on" of RA2 to establishment of 100% DC voltage. Set the set value to approximately 0.5 seconds.)
- 5) Turn on the start switch.
- 6) When the magnetic contactor (MC) turns on, output equipment is driven by program. (When a voltage relay is used for RA2, the timer (TM) in the program is not required.)

Fig. 2.1 Failsafe Circuit Example



.

2. CPU UNIT PERFORMANCE SPECIFICATIONS

This chapter explains A0J2CPU units' performance specifications, devices, operation processing method, etc.

2.1 CPU Unit Performance Specification

Table 2.1 shows performances and specifications of the A0J2CPU Unit.

ľ	tem	Specifications
Contro	ol method	Stored program, repetitive operation
I/O cont	rol method	Direct system
Programm	ning language	Language dedicated to sequence control (combined use of relay symbol type, logic symbolic language, and SAP language)
	Sequence instruction	21 types
Instruction	Basic instruction	38 types
	Application instruction	21 types
Process	sing speed	Sequence instruction 4.4 to 5.6 μ s/step
	Memory capacity	Max. 7K steps
	4KEROM	3K steps
Memory capacity	4KRAM	3K steps
and memory type	4KROM	3K steps
	16KRAM	7K steps
	8KROM	7K steps
Number o	of I/O points	336 points (Maximum 480 points when using extension base unit)
Cor	nment	Can be created with GPP/PHP/HGP (Comment entered into the CPU are only 95 points, F0 to F94.)
	lure compensation)	Available for L, B, T, C, D (Range to be set with A6GPP or A7PU.)
Remote RUN	I/STOP function	Can be operated with PHP/HGP/PHP or A7PU.
Operation	mode at error	Operation continued at software instruction error
STOP to RU	N output mode	Operation result at STOP is regenerated.
Print	title entry	Print title cannot be entered into the CPU. However, it can be created with GPP/PHP/HGP.
Self-diagn	ostic function	Watch dog timer error monitor, battery error, AC down detection, blown fuse detection, etc.
	antaneous power re period	Within 10ms
	t power restoration ower failure	Automatic restart when "RUN" switch is set to ON. (Initial start)
IC-RAM latc	h device back-up	Battery backup, lithium battery used (5 years of guarantee period)
Par	ameter	Latch range to be set with PHP/HGP/PHP or A7PU.
Microcon	nputer mode	Other than sequence program area. The content of utility FD is written into the microcomputer area.
Watch dog	g time (WDT)	200ms fixed

Table 2.1 CPU Unit Performance Specifications



POINT

In the microcomputer area, the user cannot create microcomputer programs. Only data on the utility FD may be written into the microcomputer area.



2.2 Devices

2.2.1 Device list

- 1) Devices useable for the A0J2 are classified as follows:
 - a) Bit device: Handles 1-bit data.
 - b) Word device: Handles 16-bit (1-word) data.
 - c) Constant: Decimal or hexadecimal value.
 - d) Pointer: Indicates the jump destination of branch instruction.
 - e) Level: Indicates the master control level.
- 2) Devices and applicable ranges available for the AOJ2 are described below.

Classifi- cation	Device		Applicable Range	Remarks
		Input		• A total of 480 X/Y points when extension base is used.
		Output	X/Y: Total 336 points	• X/Y numbers are indicated in hexadeci- mal.
Bit		Internal relay	M0 to 1023 (1024 points)	• The number of internal relays and latch
device		Latch relay	L1024 to 2047 (1024 points)	relays to be set with A6GPP or A7PU.
		Special relay	M9000 to 9255 (256 points)	
	Link relay		B0 to 3FF (1024 points)	• B numbers are indicated in hexadecimal.
		Annunciator	F0 to 255 (256 points)	 F0 to 94 (95 points) comments may be entered into CPU.
	Timer	100ms timer	T0 to 79 (80 points)	• The point numbers of 100ms timers,
		10ms timer	T80 to 119 (40 points)	10ms timers, and 100ms retentive timers are fixed.
		100ms retentive timer	T120 to 127 (8 points)	• Timers and counters are available in 128
		Counter	C0 to 127 (128 points)	points, respectively.
Word	Data register		D0 to 511 (512 points)	
device		Special register	D9000 to 9127 (128 points)	
		Link register	W0 to 3FF (1024 points)	• W numbers are indicated in hexadecimal.
			Z (1 point)	
		Index register	V (1 point)	
		exadecimal constant	K-32768 to 32767 (16 bit instruction)	
Counter	He	exadecimal constant	K0 to 9999999 (24 bit instruction)	
			H0 to FFFF (16 bit instruction)	
	He	exadecimal constant	H0 to FFFFFF (24 bit instruction)	
Pointer		Pointer	P0 to 63 (64 points)	
Level		Nesting	NO to 7 (8 levels)	

Table 2.2 Device List

REMARKS

- 1) Among the devices available for the A1, A2, and A3CPU, the following devices are not available for the A0J2.
 - a) A0J2CPU: Accumulator (A0, A1), file register (R), link
 - register (W) b) A0J2CPUP23(R23): Accumulator (A0, A1), file register (R)



2.2.2 Input/output

Via the inputs and outputs, communication is made between the PC and external equipment.

For the inputs, use external ON/OFF data in programs. Use the outputs to provide program operation results from the output unit to the outside.

- (1) Input X
 - 1) Inputs provide commands and data to the PC from external equipment such as pushbutton, select switch, limit switch, and digital switch.
 - Regarding that one point of input incorporates a virtual relay Xn in the PC, the N/O contact and N/C contact of that Xn are used in the program.



Fig. 2.1 Input (X) Concept

3) There is no restriction on the number of N/O contacts and N/C contacts of Xn used in the program.

(2) Output Y

- 1) Outputs are provided to the external equipment, such as solenoid, magnetic contactor, signal light, and digital indicator, as the control result of program.
- Outputs can be fetched to the outside as an equivalent to 1 N/O contact.





Fig. 2.2 Output (Y) Concept

 There is no restriction on the number of N/O contacts and N/C contacts of Yn used in the program.

POINT

 In the A0J2, I/O numbers are determined by I/O unit setting numbers. Referring to Section 2.4 "Concept of I/O Number Assignment", specify proper I/O numbers.

2.2.3 Internal relay, latch relay

The internal relay and latch relay are auxiliary relays inside the PC. There is no restriction on the number of contacts (N/O contacts and N/C contacts) used in the program.

- (1) Internal relay M
 - The internal relay is an auxiliary relay which is disabled for latch (power failure compensation). Therefore, all internal relays are turned off if:
 - a) the PC power is turned on;
 - b) reset is performed; and
 - c) latch clear is made.
- (2) Latch relay L
 - The latch relay is an auxiliary relay which is allowed for latch (power failure compensation). Therefore, the previous states are retained if:
 - a) the PC power is turned on;
 - b) reset is performed; and
 - c) latch clear is made.



2.2.4 Link relay B

- 1) The link relay is an internal relay for data link.
- 2) When the link relays are used for data link, use of link relays for ON/OFF control as coils at one station (master or local station) and as contacts at other stations (master or local station) enables read of ON/OFF data. Therefore, this link relay allows the communication of ON/OFF data from the master station to the local station, from the local station to the master station, and between local stations.
- 3) To use the link relay for data link, it is necessary to set the link range (range in which the link relays are used as coils at stations) to the master station. Link relay numbers which are not set in the link range can be used instead of internal relays at stations.



Fig. 2.3 Link Relay Assignment

4) There is no restriction on the number of N/O contacts and N/C contacts of link relay used in the program.

POINT

(1) The A0J2CPU is not enabled for data link. Therefore, the link relay may be used only in the same manner as the internal relay. Using the A0J2CPUP23(R23), the link relays can be used for the data link system.



2.2.5 Annunciator F

- 1) The annunciator is a device for failure detection. Create a failure detection program using the annunciator and scan the annunciator during run of the AOJ2. This turns on the annunciator when a failure occurs.
- 2) When the annunciator turns on, the enabled annunciator number (F number) is stored into special register D9009.
- 3) When the F numbers in D9009 are reset,
 - the reset F number coils turn off.
 - the lowest F number, among enabled F numbers, is stored into D9009.
- 4) To clear the enabled F number, execute RST F []] instruction.

2.2.6 Timer T

The timers are of up-counting type. When the present value reaches the set value, the timer times up.

When the coil of timer enables, timing is initiated. When the timer times up, the contact of that timer enables.

- (1) 100ms, 10ms timers
 - 1) When the timer coil disables, the present value is reset to 0 and the contact also disables.



2) Set the set value in decimal. The set value can be specified in the following range:

	Set Value
100ms timer	1 to 32767 (0.1 to 3276.7 sec)
10ms timer	1 to 32767 (0.01 to 327.67 sec)



- (2) 100ms retentive timer
 - The 100ms retentive timer times the enabled time of timer coil. For this reason, if the coil disables, the present value and contact ON/OFF state are retained. When the coil enables again, timing is resumed beginning with the retained present value.
 - 2) Use RST T [] instruction to clear the present value and disable the contact.
 - 3) Set the set value in decimal. The setting range is 1 to 32767 (0.1 to 3276.7 sec).

REMARKS

- 1) For timer processing method, refer to the following:
 - a) For timer processing method, refer to Section 2.5.4.
 - b) For timer accuracy, refer to Section 2.5.5.

2.2.7 Counter C

- 1) The counters are up-counters. When the counter value reaches the set value, the counter counts up.
- 2) The counter performs counting after detecting the rise (OFF to ON) of coil. Therefore, if the coil remains on, counting is not performed.
- Even if the coil turns off, the count value of counter is not cleared. It is required to clear the count value and turn off the contact.



4) Specify the set value in decimal within the range 1 to 32767.

REMARKS

- 1) For counter processing method, refer to the following:
 - a) For counter processing method, refer to Section 2.5.4.
 - b) For counter accuracy, refer to Section 2.5.6.



2.2.8 Data register D

- 1) The data register is a memory which stores data inside the PC.
- 2) Data registers consist of 16 bits and allow read and write operations requiring 16 bits.
- 3) When 32-bit data is handled, two registers are used. The data register number specified by the 32-bit instruction contains the lower 16 bits and the specified data register number + 1 contains the upper 16 bits.
- 4) The data stored by the sequence program is retained until other data is stored.
- 5) The data stored in the data register is cleared when:
 - a) the PC power is turned on;
 - b) reset is performed; or
 - c) latch clear is made.

2.2.9 Index registers Z, V

- The index registers are used to indirectly specify word device (T, C, D, W) numbers. For details of indirect device specification using the index registers, refer to Section 4.2.
- 2) The index register can be used for the sequence program like the data registers.
- 3) The index register is 1 point and consists of 16 bits. Write and read operations can be performed per 16 bits.
- 4) There are 2 points (Z, V) of index registers. In a 32-bit instruction, Z is lower 16 bits and V is upper 16 bits. Therefore, V cannot be specified by the 32-bit instruction.
- 5) The data of index register is cleared when:
 - a) PC power is turned on;
 - b) reset is performed; or
 - c) latch clear is performed.



2.2.10 Link register W

- 1) The link register is a data register for data link.
- 2) When the link register is used for data link, data stored at 1 station (master or local station) can be read at other station (master or local station). Therefore, this link register allows communication from the master station to the local station, from the local station to the master station, and between the local stations.
- 3) The link registers within the range, which has not been set in the link initial data setting of parameter setting by use of the peripheral equipment (A6GPP), can be used as data registers.



Fig. 2.4 Link Register Assignment

4) Link registers consist of 16 bits and allow read and write operations requiring 16 bits.

When 32-bit data is handled, two registers are used. The link register number specified by the 32-bit instruction contains the lower 16 bits and the specified link register number + 1 contains the upper 16 bits.

- 5) Data stored with sequence program is retained until other data is stored.
- 6) The data stored in the link register is cleared when:
 - a) the PC power is turned on;
 - b) reset is performed; or
 - c) latch clear is performed.

POINT

(1) The link register may be used as a device only for the A0J2 for link (A0J2P23, A0J2R23). It cannot be used as a device for the A0J2CPU.



2.2.11 Nesting

- 1) The nesting of master control is indicated.
- 2) For MCR instruction, numbers beginning with the specified N is reset. Therefore, to perform nesting with master control, specify the N numbers as described below.
 - a) MC instruction: Specify in order of lower N numbers.
 - b) MCR instruction: Specify in order of higher N numbers.



Fig. 2.5 Master Control Nesting Concept

REMARKS

1) For details of MC and MCR instructions, refer to Section 5.1.



2.2.12 Pointer P

- 1) The pointer P is used in the following 2 methods:
 - a) Used as a device for branch instruction (CJ, CALL) and indicates the destination of the branch instruction.
 - b) Used at the destination head of branch instruction.
- 2) The same pointer number may be used several times as a branch instruction device but can be used as a label only once.
- 3) P63 always indicates END. Pointers P0 to P62 cannot be used as END instruction labels.



2.2.13 Decimal constant K

Fig. 2.6 Pointer Concept

- 1) The decimal constant is used as indicated below.

		Applicable Range			
Timer, counte	Timer, counter set value				
Pointer nu	0 to 63				
Bit device digit s	Bit device digit specification				
Basic and application	16-bit instruction	-32768 to 32767			
instruction value specification	32-bit instruction	-2147483648 to 2147483647			

2) The decimal constant is stored into the PC in BIN (binary).



2.2.14 Hexadecimal constant H

- 1) The hexadecimal constant is used for specifying the numeric values of basic and application instructions in the following ranges:
 - 16-bit instruction: 0 to FFFF • 32-bit instruction: 0 to FFFFFFF

REMARKS

 The hexadecimal constants are expressed in 0 to 9 and A to F, i.e. 0, 1, 28, 9, A E, F, which is followed by 10 (a carry occurs). The relationship between the decimal and hexadecimal constants is as shown below.

Decimal	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Hexadecimal	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ē	F	10



2.3 Latch Range Setting and Latch Clear

(1) The AOJ2 has a latch function. The latch function retains device data within the latch range unless latch clear is performed (including power-off, reset, STOP).

Devices which can be latched are M, B, T, C, and D (W). Set the latch range with the GPP/PHP/HGP or A7PU. For details of the operating procedure, refer to the GPP/PHP/HGP or A7PU Operating Manual. The latch ranges are as shown in the following table. In the A0J2 initial setting, the latter half is latched.

	Non-Latch Range	Latch Range
Unlatched	M0 to M2047 T0 to T127 C0 to C127 D0 to D511 B0 to B3FF (W0 to 3FF)	
Latter half latched	M0 to M1023 T0 to T39/T80 to T99/ T120 to T123 C0 to C63 D0 to D255 B0 to B1FF (W0 to 1FF)	L1024 to L2047 T40 to T79/T100 to T119/ T124 to T127 C64 to C127 D256 to D511 B200 to B3FF (W200 to 3FF)
Whole range latched		L0 to L2047 T0 to T127 C0 to C127 D0 to D511 B0 to B3FF (W0 to 3FF)

POINT

- (1) The device W is available only for the A0J2CPUP23(R23).
- (2) Latch clear procedure
 - 1) Latch clear initializes data in the latch range and non-latch range from outside the unit. When latch clear is performed, the states of devices within the latch ranges change as described below:
 - a) Y, M/L, F, B: Turn off.
 b) Special M (9000 to 9255): Retained.
 c) T, C: Contact and coil turn off. Present value is set to 0.
 d) D, Z, V: Contents are cleared to 0.
 e) Special D (9000 to 9127): Retained.
 - 2) Perform latch clear with the RUN key switch in the following procedure:
 - a) Move the RUN key switch from "STOP" position to "L.CLR" 3 times.
 - b) When "RUN LED" flickers, latch clear is ready.
 - c) After "RUN LED" flickers, move the RUN key switch from "STOP" to "L.CLR". This completes latch clear.



POINT

(1) If the RUN key switch is moved to "RUN" or "RESET" position during latch clear operation, latch clear operation is reset. In this case, the A0J2 state changes as described below.

RUN position:	A0J2 changes from STOP to RUN
	and continues operation.
RESET position:	Reset is performed.



2.4 Concept of I/O Number Assignment

I/O number assignment is one of the requirements for system configuration. If a wrong assignment is made, a system failure will occur. This section explains the concept of I/O number assignment in the A0J2 system.

2.4.1 A0J2 I/O unit

- 1) The I/O units and extension base unit slots each occupy 64 points. Inputs (X) and outputs (Y) are assigned as given below.
 - a) Input (X) First 32 points
 - b) Output (Y) Second 32 points
- 2) I/O numbers are assigned in order of I/O unit setting numbers.
- 3) The head I/O numbers of an I/O unit are predetermined as given below depending on I/O unit setting numbers.

Setting	0	1	2	3	4	5	6	7
Input head number	X00	X40	X80	XC0	X100	X140	X180	X1C0
Output head number	Y20	Y60	YA0	YE0	Y120	Y160	Y1A0	Y1E0



4) Output numbers relevant to input numbers and the unused numbers of each I/O unit can be used as internal memories (M). The above numbers of an input dedicated unit cannot be used as M.



2.4.2 A0J2 special function unit

- AOJ2 special function units each occupy 64 points. Both inputs (X) and outputs (Y) use the first 32 points. In this case, I/O numbers available to the user are predetermined depending on special function units. For available I/O numbers and applications, refer to relevant special function unit user's manual.
- 2) The head I/O numbers of a special function unit are predetermined as given below depending on special function unit setting numbers.

Setting	0	1	2	3	4	5	6	7
Input head number	X00	X40	X80	XC0	X100	X140	X180	X1C0
Output head number	Y00	Y40	Y80	YC0	Y100	Y140	Y180	Y1C0

2.4.3 Extension base unit

- 1) In an extension base unit, slot 0 to 3 can be used.
- Always locate the extension base unit at the final stage of a system. I/O numbers of slot O always start at X/Y 100.
- 3) Each slot of the extension base unit occupies 64 points irrespective of I/O unit points and vacant slots.
- If an input unit is loaded in the extension base unit, output numbers relevant to input numbers (all 64 points) cannot be used as internal memories.





2. CPU UNIT PERFORMANCE SPECIFICATIONS

X00

to

X1F

X40

to

X5F

X80

to

X9F

XC0

to

XDF

1/0

unit

No.

0

1

2

3

lot numi

base

0

1

I/O number

X00 to X1F Y20 to Y3F

X40 to X5F Y60 to Y7F

X80 to X9F YA0 to YBF

XC0 to XDF

YE0 to YFF

I/O number

X100 to X13F

Y100 to Y13F

X140 to X17F

Y140 to Y17F



		X180 to X1BF							
	2	Y180 to Y1BF			+				
	3	X1C0 to X1FF Y1C0 to Y1FF			X/Y 100	X/Y 140	X/Y 180	X/Y 1C0	Un-
	L				to 13F	to	to 1BF	to 1FF	usable
			· · · · · · · · · · · · · · · · · · ·	l l	135	17F			
Re	estric	tions on exten	ision base unit	Slot unmber →	0	1	2	3	4

1) In extension base unit, only slots 0 to 3 are usable.

2) Irrespective of used I/O units, 1 slot occupies 64 points. (Vacant slot also occupies 64 points.) Output number corresponding to input unit cannot be used as internal memory (M).

3) When 64 point I/O unit is not used (e.g. 16 or 32 point unit), take care of the following points:





2.5 Operation Processing Method

This section describes the operation processing method, I/O processing, scan time, etc. of the PC.

2.5.1 Operation processing method

The operation processing method (control system) of the PC is a stored program and repetitive operation. This section explains this stored program and repetitive operation.

(1) Stored program

The PC stores a sequence program in the memory in advance, and at the execution time of operation, controls operation with the sequence program. As described above, the stored program is a system which stores a program required for control in the PC memory in advance.

(2) Repetitive operation

The PC reads the sequence program stored in the internal memory in due order, starting at step 0, and performs operation up to the END (FEND) instruction. When the operation is performed up to the END (FEND) instruction, internal processing, such as the processing of timers/counters and self-diagnostic check, are performed and the execution returns to step 0 again and operation is initiated from step 0. As described above, the repetitive operation is a system which causes the PC to repeat the execution of program from the instruction at step 0 to END (FEND).



Fig. 2.7 PC Operation Processing Procedure

REMARKS

Step 0 to the next step 0 or the END (FEND) instruction to the next END (FEND) instruction is referred to as "1 scan". Therefore, 1 scan of the PC is a total of the sequence program created by user (step 0 to END instruction) and the internal processing of the PC.


2.5.2 I/O processing method

The I/O processing of the A0J2 is a direct method.

In this direct method, the change of the input unit is drawn into the input data memory of CPU unit every time, and at the execution time of operation, the data of this input data memory is used as input data. The operation result of sequence program is output from the output data memory to the output unit each time.

The change of output unit delays a maximum of one scan with respect to the change of input unit, as shown in Fig. 2.8.



Fig. 2.8 Output Y Change With Respect To Input X Change



2.5.3 Watch dog timer (WDT)

The watch dog timer is a timer inside the PC for detecting the errors of PC hardware and program, and is preset to 200ms.

The PC resets this watch dog timer after the execution of END (FEND) instruction. Therefore, when the PC operates properly and executes the END (FEND) instruction within 200ms, the watch dog timer does not time out.

However, when the END (FEND) instruction cannot be executed within 200ms due to the hardware error of the PC or because the scan time is too long, the watch dog timer times out. When the watch dog timer times out, the watch dog timer error occurs and the operation of PC changes as described below:

a) The PC stops the execution of operation and turns off all outputs.



Fig. 2.9 Watch Dog Timer Reset

If scan time exceeds 200ms, do as described below.

- a) Change the program to set the sequence program operation time to 200ms or less.
- b) Using WDT instruction, reset the watch dog timer in the sequence program.



2.5.4 Timer and counter processing methods

The timers and counters are processed at the execution time of OUT T [] and OUT C [] instructions, respectively, and after the execution of END (FEND) instruction.

(1) At OUT T[], OUT C [] instruction execution time

At the execution of OUT T[] and OUT C[] instructions, the following processings are performed with ON/OFF of the input condition.

- a) When the input condition has enabled, timer and counter coils are turned on.
- b) When the input condition has disabled, timer and counter coils are turned off. In this case, the present values of the timer and counter and the ON/OFF states of the contacts remain unchanged.
- (2) After END (FEND) instruction execution

When the END (FEND) instruction is executed, the present values of timers and counters are updated and the contacts are turned on/off as described below.

Classification	Processing after END (FEND) Instruction Execution
100ms timer 10ms timer	While coil is on, present value is updated. When timer times out, contact turns on. When coil turns off, present value is set to 0 and contact turns off.
100ms retentive timer	While coil is on, present value is updated. When timer times out, contact turns on. When coil is off, present value and contact ON/OFF state are retained.
Counter	When coil changes from OFF to ON, counting is started. When counter counts out, contact turns on. While coil is on or off, no processing is performed.

REMARKS

The 100ms retentive timer and counter use RST instruction to clear the present value (to 0) and change the contact from ON to OFF.



2.5.5 Timer accuracy

There are the following errors until the timer times out. (Refer to Fig. 2.10.)

- a) Timer timing error: +1 scan time
- b) Error due to timer input condition enabling timing:
 - +1 scan time
- c) Error due to OUT T[]] instruction position in program: —1 scan time

Therefore, the timer may cause a maximum of $\frac{+2}{-1}$ scan time error from when the input condition enables to when the timer times out and the contact turns on.



Fig. 2.10 Timer Timing Method

2.5.6 Maximum counting speed of counter

- 1) The maximum counting speed of counter is determined by the scan time. The counter counts only when the ON/OFF time of input condition is greater than the scan time.
- 2) The maximum counting speed of counter is obtained by the following expression:

Maximum counting speed Cmax = $\frac{10n}{ts}$ [times/sec]

where n = duty (For details, refer to SUPPLEMENT.) ts = scan time (ms)



SUPPLEMENT

The duty represents the ratio of ON time to OFF time of count input signal in terms of percent (%).





3. GENERAL DESCRIPTION FOR PROGRAMS

3.1 Program

- 1) A program allows the user to combine instructions available for the A0J2 and perform intended operation. Therefore, if the user does not create a program, the A0J2 cannot be operated.
- 2) This program creation is called programming. Perform the programming of the A0J2 with a peripheral unit.
- 3) For programming, ladder mode and list mode are available.
 - a) Ladder mode: Creates ladders on a 1 circuit block basis using sequence diagram symbols. The peripheral converts the created ladder diagram into list mode.
 - b) List mode: Directly programs instructions.

REMARKS

- 1) One circuit block starts with a contact instruction and ends with an instruction equivalent to the coil.
- 4) The program format is as shown below. (The same program shown in ladder and list modes)



Fig. 3.1 Program Format



- 5) Program execution sequence is as follows:
 - a) In ladder mode, execution is made from step 0 to END instruction in the following order.
 - Program is executed per 1 circuit block, beginning with the contact instruction on the left bus to the instruction equivalent to the coil on the right bus.
 - In 1 circuit block, execution is made from left to right and from top to bottom.
 - After completion of 1 circuit block execution, the next circuit block is executed.
 - b) In list mode, execution is made from step 0 to END (FEND) instruction in the created order. Therefore, if the program is not executed in order of instruction execution in list mode, error will occur.
- 1) Write the program created with the peripheral equipment to the A0J2 memory. (For the writing procedure, refer to the Operating Manual of the peripheral equipment.)
- 2) After writing the program to the A0J2 memory, setting RUN key switch on the CPU unit to RUN starts operation. During the operation, if:
 - a) data used for the instruction is defective, processing is not performed and operation continued; or
 - b) the program is faulty, operation stops and RUN LED flickers.

3.3 Program Configurations

1) In the user memory area, programs may be written in the configurations shown in Fig. 3.2.



Fig. 3.2 Program Configurations

3.2 Program Write



- 2) The program configurations are as described below:
 - a) The sequence programs use the instructions for the AOJ2. The main routine program is always executed during RUN. The subroutine program contains programs which are desired to be executed several time during 1 scan.
 - b) The microcomputer program cannot be created by the user. Only utility FD data may be written.
- 3) Before writing the utility program, it is necessary to set the microcomputer program area with the A6GPP. For details of the microcomputer program area setting procedure, refer to the Operating Manual for peripheral equipment.



4. GENERAL DESCRIPTION FOR INSTRUCTIONS

4.1 Instruction Configurations

4.1.1 Instruction configurations

1) The A0J2 instruction can be classified into the instruction part and the device. Their applications are as described below:

Instruction part: Device: Indicates the function of the instruction. Indicates data used for the instruction.

- 2) Depending on the instruction part and device combinations, the instruction configurations can be largely divided as follows:
 - a) Instruction part : Instruction which does not change the device status. Mainly controls the program.

Example END, FEND

b) Instruction part + device : Instruction which turns on/off the device.

Example

LD X0 Device

c) Instruction part + source device + destination device : Performs operation with data at the destination and data at the source, and stores operation result to the destination.

Example + K100 D0 Destination device Source device Instruction part

d) Instruction part + source 1 device + source 2 device + destination device :

Performs operation with data at the source 1 and data at the source 2, and stores operation result to the destination.



e) Others:

Combinations other than the above a) to d).



REMARKS

1) In this manual, the sources and destination are represented by the following characters:

Source:	S
Source 1:	S1
Source 2:	S2
Destination:	D

4.1.2 Source, destination

- (1) Source (S)
 - 1) The source is the data used for operation.
 - 2) Specify as described below depending on the specified device.
 - Constant: Specify the value used for operation. Set during program creation, this value is fixed and cannot be changed in the program.
 - Bit device, word device: Specify the device which stores the data used for operation. Therefore, it is necessary to store the data in the specified device until the operation is executed. By changing the data to be stored into the specified device during program execution, the data used for that instruction can be changed.
- (2) Destination (D)
 - Data is stored into the destination after operation. If the instruction is instruction part + source device + destination device combination, it is necessary to store the data used for operation in the destination prior to the operation.
 - Since the data is stored in the destination after operation, the constant (decimal or hexadecimal constant) cannot be specified.



4.1.3 16-bit, 24/32-bit processing instructions

1) The basis of the A0J2's basic and application instructions is a 16-bit processing instruction. However, 24/32-bit data processing may be performed for the following instructions.

	16 bits	24 bits	32 bits
BIN ↔ BCD conversion	0	0	x
BCD addition/subtraction	0	0	х
Instruction for special unit	0	X	0

- 2) Even for a 24-bit data processing instruction, the device occupies
 32 bits (2 word devices). For BCD data, the upper 8 bits of 32 bits are as described below:
 - a) Source: The upper 8 bits are ignored.
 - b) Destination: The upper 8 bits are reset to 0.

For BIN data, 0 to 999999 are valid.

3) By adding D to the head of the 16-bit instruction function symbol, the 16-bit instruction changes to a 24/32-bit processing instruction.

	16-bit Instruction	24-bit Instruction	32-bit Instruction
$BIN \rightarrow BCD$ conversion	BCD	<u></u> ∎BCD	
BCD → BIN conversion	BIN	<u>D</u> BIN	
BCD addition		<u></u>	
BCD subtraction		<u></u>	
Write to special unit	то		₽ТО
Read from special unit	FROM	·	<u>D</u> FRO

4.1.4 Bit device digit specification

When the basic instructions and application instructions are used, digit specification may sometimes be required for bit devices (X, Y, M/L, B, F). This digit specification is used to specify the number of used points of the bit device. Specify the digit in units of four points to a maximum of 16 points. Specify as explained below.

4. GENERAL DESCRIPTION FOR INSTRUCTIONS



4.2 Index Qualification

- 1) The index qualification is used to indirectly specify the device number used for the basic and application instructions.
- 2) To perform the index qualification, add the index register (Z, V) to the device.
- 3) When the index qualification is performed, the actual processing devices are as shown below.



MELSEC-



- 4) The index qualification is allowed only for the timer (T), counter (C), data register (D), and link register (W).
- 5) For index qualification, Z and V are used independently. Therefore, the index qualification is enabled in 2 types, Z and V.
- 6) The index register is capable of storing values, -32768 to 32767. For index qualification, however, exercise care so that the processing device numbers do not exceed the following values. If the processing device number exceeds the following value, other device data may be rewritten or processing may not be performed due to operation error.
 - a) Timer: T0 to 127
 - b) Counter: C0 to 127
 - c) Data register: D0 to 511

POINT

1) If Z is used for the instruction which employs 24/32 bits and the index qualification performed with the index register V, V value changes. Therefore, caution should be exercised. X5 At the rise (OFF→ON) of X5, M0 PLS MO -11 enables 1 scan. мо When MO enables, XO to X3 numeric łł MOV K1X0 v data is stored into V. When M0 enables, $D0 \times D5 \rightarrow V Z$ operation is performed. At this time, V ж D0 D5 Ζ value changes from X0 to X3 numeric data to operation result. MOV K4X10 D10V When MO enables, X10 to X1F data is stored into data register D(10+V).



4.3 Execution Conditions

- 1) The execution condition indicates the instruction execution timing. Therefore, each instruction is executed only when the execution condition enables.
- 2) The execution conditions are available in 4 types as shown in Table 4.1.

Classification	Symbol	Execution Conditions	Remarks
Always executed		 Instruction which is always executed. There are the following 2 types: 1) When preceding condition is on, operation result is enabled. 2) When preceding condition is off, operation result is disabled. 	Ladder example Always executed instruction (Precondition of + instruction) Instruction executed during ON X0 + K100 D0 While X0 is ON, + (addition) instruction is executed.
			Operation timing
Executed during ON		 Instruction which is executed per scan while previous condi- tion is on. When previous condition is off, that instruction is not executed and not processed. 	Input X0 OFF Indicates execution of LDX0. LDX0 Indicates execution of + instruction. + instruction Since precondition (LDX0) is off, + instruction is not executed. Operation result of LDX0 is off:
Executed at rise time	<u> </u>	 Instruction which is executed only when preceding condition changes from OFF to ON. While preceding condition is off or on, this instruction is not executed and not processed. The instruction executed at rise time is only the PLS instruction. 	Ladder example Precondition of PLS instruction. Instruction executed at rise Only at rise (OFF→ON) of X0, PLS instruction is executed. LD X0 PLS M0 CN END 0 © END 0 © END 0 © END 0 Input X0 OFF Precondition of PLS DI S instruction.
Executed at fall time		 Instruction which is executed only when preceding condition changes from ON to OFF. While preceding condition is off or on, this instruction is not executed and not processed. The instruction executed at fall time is only the PLF instruc- tion. 	PLS instruction Ladder example Indicates execution of PLS instruction. Instruction executed at fall Only at fall (ON→OFF) of XO, PLS instruction is executed. Operation timing UD X0 PLF M0 Operation timing Input X0 OFF Indicates execution of PLS instruction



4.4 Error Processing

4.4.1 Operation error

- Operation error occurs when each instruction format is proper but data used for the instruction is outside the applicable range. For example, data specified with the BCD conversion instruction is greater than 9999 (999999). If the specified device number is outside the device range usable for the A0J2, operation error occurs.
- 2) If operation error has occurred:
 - a) instruction in operation error is not executed and not processed.
 - b) error flag (M9011) enables.
 - c) the step number of the first instruction in operation error is stored into the error step storage register (D9011).
 - d) error code (50) is stored into D9008 in BIN.

POINT

- (1) The error flag does not disable if operation error is remedied. Therefore, user must disable the error flag.
- (2) The error step number is stored into the error step storage register when the error flag changes from OFF to ON. Therefore, if the error flag remains on, data in the error step storage register remains unchanged.

4.4.2 Grammatical error

- 1) The grammatical error occurs when the instruction format is not proper. For example, END instruction does not exist in the program.
- 2) When grammatical error has occurred:
 - a) the A0J2 stops operation and turns off all outputs; and
 - b) error code is stored into D9008 in BIN. (For details of error codes, refer to Section 7.2.)



4.4.3 Flags

1) The AOJ2 flags are available in the following 2 types:

- a) Error flag (M9011)
 - Enables when operation error has occurred.
 - Once enabled, remains enabled until reset by user.
 - This error flag allows checking for operation error outside the unit.



- The carry flag stores the shift result of the bit shift (BSFL,
 - BSFR) application instruction.
 The carry flag is commonly used for BSFL and BSFR instructions. Therefore, when the carry flag is utilized for operation using several shift instructions, caution should be exercised.



4.5 Special Relay List

The special relay is an internal relay of which application has already been determined. Therefore, the special relay cannot be turned on or off in the program. Use the special relay as a contact in the program. However, the special relays marked * may be reset (turned off). The special relay list is shown below.

Number	Name	Description	Details
*м9000	Fuse blown	OFF:Normal ON: Presence of fuse blow unit	 Turned on when there is one or more output units of which fuse has been blown. Remains on if normal status is restored.
* M9005	AC DOWN detection	OFF:AC is good ON: AC is down	 Turned on if power failure of within 10ms occurs. Reset when POWER switch is moved from OFF to ON position.
* M9006	Battery low	OFF:Normal ON: Battery low	•Turned on when battery voltage reduces to less than specified. Turned off when battery voltage becomes normal.
* M9008	Self-diagnostic error	OFF:Absence of error ON: Presence of error	•Turned on when error is found as a result of self-diagnosis.
*M9009	Annunciator detection	OFF: Absence of detection ON: Presence of detection	•Turned on when OUT F or SET F instruction is executed. Remains on if RST F instruction is executed.
* M9011	Operation error flag	OFF:Absence of error ON: Presence of error	•Turned on when operation error occurs during execution of application instruction. Remains on if normal status is restored.
M9012	Carry flag	OFF:Carry off ON: Carry on	•Carry flag used in application instruction (BSFL, BSFR).
M9016	Data memory clear flag	OFF:No processing ON: Output clear	 Clears all data memory (except special relays and special registers) in remote run mode from computer, etc. when M9016 is 1.
M9017	Data memory clear flag	OFF:No processing ON: Output clear	 Clears all unlatched data memory (except special relays and special registers) in remote run mode from computer, etc. when M9017 is 1.
M9020	User timing clock No.0	n2 scann2 scan	 Relay which repeats on/off at intervals of predetermined scan. When power is turned on or reset is performed, the clock starts with off. Set the intervals of on/off by DUTY instruction. DUTY n1 n2 M9020
M9021	User timing clock No. 1	n1 scan	Special relay number Off scan number ON scan number
M9036	Normally ON	ON OFF	 Used as dummy contacts of initialization and application instruction in sequence program. M9036 and M9037 are turned on and off without regard to
M9037	Normally OFF	ON OFF	position of key switch on CPU. M9038 and M9039 are under the same condition as RUN status except when the key switch is at STOP position, and turned off and on.
M9039	RUN flag (off only for 1 scan after run)	ON OFF 1scan	•Off for 1 scan after the CPU front key switch is moved from STOP to RUN.
M9042	Stop status contact	OFF:During stop ON: Not during stop	



Note (1) The above relays with numbers marked * remain "on" if normal status is restored. Therefore, to turn them "off", use the following method: Reset execution 1) Method by user program command Insert the circuit shown at right into the program and turn [RST M9000] ┥┝ on the reset execution command contact to clear the special Enter a number desired to be reset relay M. 2) Method by peripheral equipment (A7PU, A6GPP) Cause forced reset by the test function of peripheral equipment. For the operation procedure, refer to the manual of each peripheral equipment. 3) By moving the RESET key switch at the CPU front to the RESET position, the special relay is turned "off".

4-10 .



4.6 Special Register List

Special registers are data registers of which applications have already been determined. Therefore, do not write data to the special registers in the program. Read data and use it in the program. The special registers marked * may be reset (to 0).

Table 4.3 shows the special register list.

Number	Name	Stored Data			Explan	ation	
				he value stored	d into D9001 is	the first fuse-b	lown unit number
			•	A012	I/O Unit	Extension	Base Unit
				Setting switch	Data stored	Base unit slot number	Data stored
		Stores the first unit		0	1	0	5
D9001	Fuse blown detection	number of which fuse		1	2	1	6
-	detection	has blown.		2	3	2	7
				3	4	3	8
				4	5		
				5	6		
				6	7		
				7	8	l	
D9003	SUM instruction detection quantity	Number of bits detected by SUM instruction			ber of detected ction and update		de at execution of on.
* D9005	AC DOWN counter	AC DOWN count	ra	is added ead ating while th alue is stored i	ne CPU unit is	performing of	s 80% or less of peration, and the
# D9008	Self-diagnostic error	Self-diagnostic error number		/hen error is fo tored in BIN c		of self-diagnosi	s, error number is
D9009	Annunciator detection	F number at which external failure has occurred	F F ●T n e	number, whi numbers, is st o clear D900 umber has be nabled F numb	ch has been det cored in BIN code 09, execute RS een detected, th cers is stored into	ected earliest a e. [F:::] instruction in lowest F nu p D9009.	in or (SET Fill), the mong the enabled on. If another F umber among the
D9011	Error step	Step number at which operation error has occurred	с о п С	ation instruct ccurred, is sto nade when M	ion, the step n pred in BIN coo 9011 changes fi	umber, at whi ie. Since stora rom off to on,	ecution of appli- the error has ge into D9011 is the contents of cleared by user
D9016	ROM/RAM setting	0:ROM 1:RAM 2:EEP ROM		ndicates the so s stored in BIN		y select chip. O	ne value of 0 to 2
D9017	Scan time	Minimum scan time (per 10ms)	r	newly stored a	smaller than the t each END. Nar nto D9017 in Bl	nely, the minir	9017, the value is num value of scan
D9018	Scan time	Scan time (per 10ms)		can time is : ewritten.	stored in BIN (code at each	END and always
D9019	Scan time	Maximum scan time (per 10ms)	n	ewly stored at	larger than the each END. Nam nto D9019 in Bl	nely, the maxim	019, the value is num value of scan
		status is re 1) Metho Insert on th conter 2) Metho Set th (A7PL	stored. T d by used the circu- ne clear nts of reg od by peri- ne registe J, A6HGF	herefore, to clear t r program sit shown at right execution comma ister. ipheral equipment r to "0" by chang	he contents, use the f into the program and and contact to clea (A7PU, A6HGP, A6G ging the present value, "0" by forced reset.	Ollowing method: I turn Clear execu- comman r the PP) b by the test functi	ter are not cleared if no tion d RST D9005 on of peripheral equip rocedure, refer to the It

 By moving the RESET key switch at the CPU front to the RESET position, the special register is set to "0".



5. SEQUENCE INSTRUCTIONS

1) The sequence instructions are used for relay control circuits such as contacts, coils, timers, and counters.

2)	The sequence	instructions are	available in	the following 21 types.
----	--------------	------------------	--------------	-------------------------

2			Available Device
Function Symbol	Symbol	Function	Available Device
L_D	<u></u>	 N/O contact instruction used for head of circuit block. Operation result is ON/OFF data of specified device. 	
	<u> </u>	 •N/C contact instruction used for head of circuit block. •Operation result is reversal of ON/OFF data of specified device. 	
AND	·	•N/O contact serial connection instruction •Draws ON/OFF data of specified device, performs AND operation of this ON/OFF data and previous operation result, and uses new operation result.	
ANT	<u>}</u>	•N/C contact serial connection instruction •Reverses and draws ON/OFF data of specified device, performs AND operation of this ON/OFF data and previous operation result, and uses new operation result.	00000000
OR	L	 1 N/O contact parallel connection in- struction Draws ON/OFF data of specified device, performs OR operation of this ON/OFF data and previous operation result, and uses new operation result. 	
ORI	└ <u></u> /	 1 N/C contact parallel connection in- struction Reverses and draws ON/OFF data of specified device, performs OR operation of this ON/OFF data and previous operation result, and uses new operation result. 	
ANB		•Circuit block serial connection instruction •Performs AND operation of block A and block B, and uses this as operation result.	
ORB		•2 or more contact parallel connection instruction •Performs OR operation of block A and block B, and uses this as operation result.	
		 Specified device ON/OFF instruction If operation result up to OUT instruction is on, specified device is enabled. If operation result up to OUT instruction is off, specified device is disabled. 	0000
OUT	Set value	 Timer instruction Times while operation result up to OUT instruction is on. When timer times out, contact is enabled. 	Device 0 0 0 0 1 1 bit Set value 0 0 0 0 0 0 1 1 bit
	Set value	•Counter instruction •Counts when operation result up to OUT instruction changes from OFF to ON. •When counter counts out, contact is enabled.	Device
SET	SETI D	•While operation result up to SET instruc- tion is on, specified device is set (enabled). Device enabled by SET instruction remains enabled if operation result turns off.	D 0000

5. SEQUENCE INSTRUCTIONS



B						,	Ava	alla	ble	De	evic	ce				Τ	÷.	Unit	
Function Symbol	Symbol	Function	\setminus	L			vic	_	L	de	vic			Constant		_	Step Number	Processing	Execution Condition
ų s		· · · · · · · · · · · · · · · · · · ·		1×	۲	м		3 F	T	c	<u>w</u>	Z	٧I	ĸн	P	N	ŝ	ž	
RST	RST D	-While operation result up to RST instruc- tion is on, specified device is reset (bit device disabled, word device cleared to 0).	D D		0	0	- -		- 0	- 0	0	0 1	-		一部"是"四个"的"好"。	_	1 3	1 bit/ 1 word	\Box
MC		 Master control start instruction. Use of nesting numbers in lower order allows nesting. 	л D	- 21 - 24 - 24 2 - 21 - 24 - 24	1	1.0	-	-	-	-	- 1222	2001-202	-	- - -	· · · · · · · · · · · · · · · · · · ·	0 -	5	1 bit	
MCR		 Master control end instruction. Resets the nesting number specified at n and the succeeding numbers. For nesting, use nesting numbers in higher order. 	n				the second s			24 Sources and a second second		1.11.11、1944、1944、1944、1944、1944、1944、19	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	· · · · · · · · · · · · · · · · · · ·		0	3	_	
PLS	-PLS D	•Converts operation commands into pulses. •When operation result up to PLS instruc- tion changes from OFF to ON, the specified device is enabled 1 scan.				0	0			فرو من الم	18-1				alarta a la co		3	1 bit	<u> </u>
PLF		 Converts operation commands into pulses. When operation result up to PLF instruction changes from OFF to ON, the specified device is enabled 1 scan. 				<u> </u>	0						3.				3	1 bit	
SFT		•ON/OFF data shift instruction. Before After operation operation (Specified 1 0 Sets to device -1) 1 OFF (0). Specified 0 1	-			0	0										3	1 bit	<u></u>
NOP		 No processing instruction. Operation result up to NOP instruction is used as operation result. For program deletion or spacing. 		-															
END		 Indicates the end of sequence program. Execution terminates scanning at this step and returns to step 0. Cannot be used midway through sequence program. 													and the state of the				
MPS		 Stores operation result up to MPS instruction. MPS instruction may be used up to 16 times continuously. If MPS instruction is used midway through sequence program, 1 is reduced from the usable number of MPP instructions. 																	
MRD		 Reads operation result stored with MPS instruction. The step following MRD instruction is the operation result immediately before MPS instruction. 						A STATE AND A STATE OF	1.12 - 12 - 1 - 1 - 1 - 1 - 1					1					
MPP		 Reads and clears operation result stored with MPS instruction. The step following MPP instruction is the operation result immediately before MPS instruction. 				Constant States of the								A STRACT					

5-2 -

5.1 Program Example Using Sequence Instructions

A program using the sequence instructions is as shown below in ladder mode and list mode.



5-3

MELSEC-



5.2 Supplementary Explanation for Sequence Instructions

Supplementary explanation will be given for the sequence instructions shown in Table 5.1.

5.2.1 LD, LDI, AND, ANI, OR, ORI

- 1) Contacts to be placed at the head of the circuit block using LD or LDI instruction are as follows.
 - a) Contact connected to the left bus
 - b) Contact used at the head of parallel connection



Fig. 5.1 LD and LDI Instruction Concepts

- 2) To serially connect contacts using AND or ANI instruction, there is no restriction on the number of used AND or ANI instructions. In ladder mode of the GPP/PHP/HGP, however, the usable number is limited as described below.
 - a) Write: Up to 21-ladder (maximum 210 instructions) circuit can be created.
 - b) Read: Up to 24-ladder (maximum 240 instructions) circuit can be displayed.
- 3) To parallelly connect contacts using OR or ORI instruction, there is no limit to the usable number of OR or ORI instructions. In ladder mode of the GPP/PHP/HGP, however, the usable number is limited as described below.
 - a) Write: Up to 23-ladder circuit can be created.
 - b) Read: Up to 23-ladder circuit can be displayed. For a circuit exceeding 23 ladders, proper display cannot be provided.



5.2.2 ANB, ORB

 To connect circuit blocks using ANB (ORB), coding should be as shown in Example 1. To write ANB (ORB) continuously as shown in Example 2, a maximum of 7 instructions may be used. For 8 or more instructions, proper operation cannot be performed.

Ladder Example					Coc	ling					
		Examp	Example 2								
x0 x1 x3 x5 cm	Step number	Instruction		Device		Step number	Instruction		Device		
רידיידיידיידיידיידע איידיידייד	0	LD	X0			0	LD	XO	. [
	1	LD	X1			1	LD	X1			
11 11 11	2	OR	X2			2	OR	X2			
	3	ANB				3	LD	X3			
	4	LD	XЗ			4	OR	X4			
	5	OR	X4			5	LD	X5			
	6	ANB				6	OR	X6			
	7	LD	X5			7	ANB				
	8	OR	X6			8	ANB				
	9	ANB				9	ANB				
	10	OUT	Y20			10	Ουτ	Y20			
		$\overline{\Omega}$			Ţ						
		Usable numb is not restrict		NB			A maximum instructions				

Fig. 5.2 ANB Instruction Coding Examples

5.2.3 OUT, SET, RST

- 1) ON/OFF of bit device using OUT, SET, and RST instructions is as follows.
 - (a) OUT: Turns on/off the device depending on the operation result up to OUT instruction.
 - Operation result up to OUT instruction is on: The specified device is turned on.
 - Operation result up to OUT instruction is off: The specified device is turned off.
 - (b) SET, RST: While the operation result up to SET or RST instruction is on, the following operation is performed. If the operation result is off, processing is not performed.
 - SET: While the operation result is on, the specified device is enabled. Once enabled, the specified device remains enabled if the operation result is disabled.
 - RST: While the operation result is on, the specified device is disabled.





- 2) Upon execution of RST T[] and RST C[], the timer and counter states change as described below:
 - (a) Coil, contact: Turned off. (Contact is not turned off after execution of END (FEND) instruction.)
 - (b) Present value: Reset to 0.
- 3) The contact of timer or counter is turned on after END (FEND) instruction. Therefore, when the timer (counter) has timed out (counted out), the contact remains on from step 0 to the execution of RST TER(RST CER).





5.2.4 MC, MCR

- 1) While the operation result up to MC instruction is on, the operation result between MC and MCR remains unchanged.
- 2) If the operation result up to MC instruction is off;
 - (a) 100ms, 10ms timer: The coil and contact are turned off and the present value is reset to 0.
 - (b) 100ms retentive timer, counter: The coil is turned off and the contact and present value remain unchanged.
 - (c) OUT instruction: All turn off.
 - (d) SET, RST, SFT: Remain unchanged.
- 3) To perform the nesting, use nesting numbers as described below.
 - (a) MC instruction: Use nesting numbers in order of lower ones.
 - (b) MCR instruction: Use nesting numbers in order of higher ones.
- 4) The program between MC and MCR is executed irrespective of ON/OFF of the operation result up to MC instruction.
- 5) While the operation result up to MC instruction is on, the device specified at the destination (D) turns on. Use of the same devices for OUT instruction, etc. results in duplicate coil.

5.2.5 PLS, PLF

1) If, after PLS (PLF) instruction, the RUN key switch is moved from RUN to STOP and then to RUN, PLS (PLF) instruction is not executed.



5.2.6 SFT



- 2) Note that when the preceding condition is on, PLS instruction is executed again if:
 - (a) PLS is provided between MC and MCR and the operation result up to MC instruction has changed from OFF to ON.
 - (b) the preceding condition has been latched and the power has been turned from OFF to ON.
- Shifts ON/OFF state of the device preceding the one specified at D (destination) to the specified device and disables the preceding device.
- 2) Enable the head device to be shifted using SET instruction.
- 3) To use SFT continuously, create the program in order of larger device numbers.



Fig. 5.5 SFT Instruction Operation



6. BASIC AND APPLICATION INSTRUCTIONS

- 6.1 Comparison Operation Instructions
 - The comparison operation instruction is handled as an N/O contact, compares two datas, and turns on when the condition enables.
 - 2) The comparison operation instructions are classified and to be specified as described below.
 - a) Classification: $=, \neq, >, \leq, <, \geq$
 - b) Specification: May be specified in the same manner as contact instructions (LD, AND, OR) of the sequence instructions.
 - 3) According to the above 2), a) and b), the comparison operation instructions are available in the following 18 types.
 - 4) The comparison instruction compares given data, regarding it as a BIN value. Therefore, the BCD and hexadecimal values of which highest bit contain "1" (8000 or greater in BCD and hexadecimal) are operated as a negative value.

	Availa				Ŀ	B E			*1:W (link register) may be used		
Function Symbol	Bit device	Word (16-bit) te	Proces	sing Unit	t Specification	dmun de	Qualifica	Execution Condition	arry Flag	only for A0J2P23 (R23). *2 : The number of step is 7 when:	
	XYMLBF	TCDWZVKHPN	1bit 16bits	32bits Oth	r Š	Ste	Index		Ö	a) index qualification is used; or	
CU= ANU=	┉╆┅┼┅┠┅╉┅╋┅╽┅		— o		K1 5 K4	5/7	0	AND		 b) bit device digit specification is other than K4. ★3: ● indicates that index qualification may be used. 	

Classifi	Function	Symbol	Fun	ction				Program				
cation	Symbol	Symbol	ON condition	OFF condition				Flogial		hie		
	LD=					X0 to hables		is equa	l to D0	data, t	his prog	ram
=	AND=		S1 = S2	S1 ≠ S2	ជ	adder e	xample	1				
	OR=	L					4X0 D	-	J 1F ()	K0 to X	(1F data) =
	LD<>	← <> S1 S2 →			۳		4/10 104		Л(ро	data),	Y20 ena	bles.
≠ (<>)	AND<>	<> \$1 \$2-	S1 ≠ S2	S1 = S2	5							
	OR<>	L	÷.,			oding	the state of the s			vice		1
	LD>	> S1 S2-				Step No. ()	instruction	K4X0	D0			-
						5		×420 Y20				{
>	AND>		S1 > S2	S1 ≤ S2		- 5 - 6	END	120				
	OR>	L_> S1 S2										-

6. BASIC AND APPLICATION INSTRUCTIONS



Classifi	Function	Symbol	Fun	ction	Program Example
cation	Symbol	Symbol	ON condition	OFF condition	
	LD<=	<= S1 S2-			REMARKS
≦	AND<=		S1 ≤ S2	S1 > S2	 Comparison operation instruction specifying format is as shown below.
	OR<=	<= S1 S2			Ladder mode List mode
	LD<	< S1 S2			
<	AND<	- < S1 S2-	S1 < S2	S1 ≥ S2	Otata to be compared Compared Compared → Compared → Compared (=, <>, >) (=, <>, >, <=, <, >=) (<=, <>, >)
	OR<	L			
	L0>=	>= S1 S2			 2. The number of steps is 7 if: a) Index qualification has been used; or b) Bit device digit specified is other than K4.
≧	AND>=		S1 ≥ S2	S1 < S2	3. Index qualification cannot be performed for bit
	OR>=	└ <u>>= S1 S2</u>			device.

a)



6.2 BIN Data Arithmetic Operation Instructions

- 1) The arithmetic operation instructions for BIN data perform the addition, subtraction, multiplication, and division of two BIN datas.
- 2) The operation results of BIN data arithmetic operation instructions are as follows:
 - AdditionIf (addition result) \leq 32767, 5 + 8 \rightarrow 13If (addition result) > 32767, 32767 + 1 \rightarrow -32768
 - b) Subtraction If (minuend) > (subtrahend), $8 5 \rightarrow 3$ If (minuend) < (subtrahend), $5 - 8 \rightarrow -3$
 - c) Multiplication If (positive number) x (positive number), 5 x 3 → 15 If (positive number) x (negative number), 5 x (-3) → -15 If (negative number) x (positive number), -5 x 3 → -15 If (negative number) x (negative number), (-5) x (-3) → 15
 d) Division If (positive number) ÷ (positive number), 5 ÷ 2 ⇒ 1 remainder 2
 - fr (positive number) ÷ (positive number), $5 \div 3 \rightarrow 1$, remainder 2 If (positive number) ÷ (negative number), $5 \div (-3) \rightarrow -1$, remainder 2 If (negative number) ÷ (positive number), $-5 \div 3 \rightarrow -1$, remainder -2 If (negative number) ÷ (negative number), $(-5) \div (-3) \rightarrow 1$, remainder -2
- 3) The BIN data arithmetic operation instructions are available in the following 6 types.

					A١	vai	lat	bie	D	ive	ce											5	Ŀ	5	Ι]	
Function Symbol	\setminus	E	llt	de	vic	e	1			16 /ic		t)	Constant	Deleter	Londer			P	rocess	ing Unit	:	Specification	sp Number	ex Qualification		Execution Condition	Carry Flag	*1:	W (link register) may be used only for A0J2P23 (R23).
		X	Y	٧l	_E	3 F	= T	C	D	W	Z	V	κþ	-1 8	7	N	1 bit	£	16bits	32bits	Other	Digit	Step	ŝ			ı	*2:	 indicates that index
	s				1.12				•	•	0	0	q	7					-				_						qualification may be used.
+	D				Ī					•	0	q		T	1			-	0	—			5						
INC. DEC	D		T		100				•	•	0	0		t	T	T		-	0				з						
	S1			14. 1						•	0	0	d	5	T									0					
*. /	S2			4	100				•	•	9	0	d	5	1	1		-	0		— .	—	7						
	D								•	•	d			T			_	-		0	—					•			

Classifi- cation	Function Symbol	Symbol	Function	Program Example
Addition	+	- + SD		When X0 enables, this program adds 10 to D0 data.
Add			D + 1 → D	$\begin{array}{c c} \hline \\ \hline $
Subtraction		- <u>-</u> s D+		4 + K10 D0 When M0 enables, addition is performed.

6. BASIC AND APPLICATION INSTRUCTIONS



Classifi- cation	Function Symbol	Symbol	Function				Progra	m Exar	nple	
No				(Coding					
Subtraction	DEC	DEC D	$D - 1 \rightarrow D$	[Step No.	Instruction		De	vice	
Su		•			0	LD	X0			
1F			Upper 16 bits Lower 16 bits		- 1	PLS	M0			
Multipli- cation	*	- * S1 S2 D-	S1 × S2 → D+1 D		4	. LD	M0			l
Mu		·			5	+	K10	D0		
c			Quotient Remainder		10	END				
Division			[S1] ÷ [S2] → [D] [D+1]							
Ō										

6-4 -



6.3 6-Digit BCD Data Arithmetic Operation Instructions

- 1) The arithmetic operation instructions of BCD data perform the addition and subtraction of two BCD datas.
- 2) The operation results of the BCD data arithmetic operation instructions are as follows:



 The BCD data arithmetic operation instructions are available in the following 2 types.

						A٧	ail	abl	e	Dev	ice					-					No.	5	-			۱	
Function Symbol	$\left(\right)$		BH	: d	lev	/ic	e	w		t (1 evi		it)	Constant	Onintee	Level		Pr	ocess	ing Uni	t	t Specifice	p Number	x Qualification	Execution Condition	rry Flag	*1:	W (link register) may be used only for A0J2P23 (R23).
	1	X	Y	М	L	в	F	Т	c	D٧	٧Ż	V	ĸ	HI	٩N	1 bit	1	6bits	.32bits	Othe	1 2	Ste	Re l		ca	*2:	 indicates that index
DB+, DB-	s					ļ.,			- 1	•	٦٤.		0	- L						24 bit		g	0				qualification may be used.
	D					1		•	•													Ū		J L			

Classifi- cation	Function Symbol	Symbol	Function	Program Example
Addition	DB+	DB+ S D	$\begin{array}{c c} \hline D+1 & D \\ \hline \hline$	When X0 enables, this program adds 100 to D0 data. Ladder example X0 0 ↓ At the rise (OFF→ON) of X0, M0 enables 1 scan. When M0 enables, addition is performed.
Subtraction	DB-	- DB- S D	$\begin{array}{c c} D+1 & D \\ \hline \hline$	Step No. Instruction Device 0 LD X0



6.4 BCD↔BIN Conversion Instructions

- 1) The BCD↔BIN conversion instructions convert the BCD data into BIN data and the BIN data into BCD data.
- Values usable for the BCD↔BIN conversion instructions are as follows:
 - a) 16-bit processing instructions (BCD, BIN): 0 to 9999
 - b) 24-bit processing instructions (DBCD, DBIN): 0 to 999999
- 3) 24-bit processing instruction uses 2 word devices (32 bits). Among the 32 bits, the upper 8 bits of BCD data are handled as described below. BIN data ranges from 0 to 999999.
 - a) Source: The upper 8 bits are ignored.
 - b) Destination: The upper 8 bits are cleared to 0.
- 4) The BCD↔BIN conversion instructions are available in the following 4 types.

						A	vai	ila	bie) D)e\	/lc	e										tion	er	5	٤	5	*1:	W (link register) may be used only for A0J2P23
Func	tion Symbol		E	Bit	de	ivi	ce		Wo	rd de				;)	Constant	Deleter	avet			Process	ing Unit	:	t Specification	ep Number	es Qualification	Execution Condition	arry Flag	*2:	(R23). When bit device is used,
			Х	Y	М	L	в	Fľ	т	C	Ŋ١	NĮ:	z١	/ 1	< +	+ F	۶Ņ	1	1 bit	16bits	32bits	Other	Dig	Step	ğ		0		device number to be specified is only 0 or a
		s	0	0	0	9	9	þ					9	5		Τ						K1		_					multiple of 8.
BC	D. BIN	D		0	0	0	9	2					þ	5		T				0	_	К4		5				*3:	Index qualification cannot be performed for bit
DBC	CD. DBIN	s D					2	-	-			-			-					_		24 bits		9				*4:	device. • indicates that index qualification may be used.

Classifi- cation	Function Symbol	Symbol	Function	Program Example
conversion	BCD		BCD conversion BCD conversi	When X0 enables, this program converts BIN data in [;] D0 into BCD data and stores to D10.
BCD con	DBCD		BCD conversion	Ladder example X0 PLS M0 M0 BCD D0 D10 HBCD HBCD HBCD HBCD HBCD HBCD HBCD HBCD HBCD HBCD HBCD HBCD HBCD
uo	BIN	-BIN SD	BIN conversion	Coding Step No. Instruction Device
versi			G 1 N0~9999 → B 1 N0~9999	0 LD X0 1 PLS M0
BIN conversion		t	BIN conversion	4 LD M0
18	DBIN	- DBIN S D		5 BCD D0 D10
		l I		10 END



POINT

(1) If the data specified at the so range, operation error occurs	•
a) BCD, BIN instruction:	0 to 9999

a) BCD, BIN instruction: 0 to 9999 b) DBCD, DBIN instruction: 0 to 999999

6.5 Transfer Instructions

- 1) The transfer instructions store the data at the source into the device at the destination. Therefore, the source data is the same as the destination data.
- 2) The transfer instructions are available in the following 2 types.

					A٧	all	at	bie	D	e	ric	e											ţ	j.	5				*1:	W (link register) may be
Function Symbol		æ	It	de	vic	e	1	Wo			6- ce	bit)	Constant	Ovinter				P	roces	sing Unit	:	t Specification	ap Number			Execution Condition	Carry Flag	*2:	used only for A0J2P23 (R23). When bit device is used,
		Х	rIn	1	- 6	3 F		T		5	N	z١	/ 1	<	1	PN	1	1bit	1	16bits	32b/ts	Other	8	Step	3			ပို	2.	device number to be
MOV	S D		-	+	+			-	+		-		÷	×				_		0	_	_	K1 5 K5	5	C				*3:	specified is only 0 or a multiple of 8. Index qualification cannot be performed for bit
	s											þ	×	þ	>				T	0	—				C	. 1		<u> </u>	*4:	device.indicates that index
FMOV	D						Ŧ	1		-	- F	-			k						_	n point		9	C	>				qualification may be used.

Classifi- cation	Function Symbol	Symbol	Function	Program Example
Transfer	MOV		S Transfer D Same data	When X0 enables, this program sets 11 points, D0 to D10, to 0. Ladder example V_{M0} PLS M0 At the rise (OFF \rightarrow ON) of X0, M0 enables 1 scan. When M0 enables, batch transfer is made.
Batch transfer	FMOV	- FMOV SDn-	Same data at "n" points, beginning with D, and S.	Step No. Instruction Device 0 LD X0

POINT

(1) For FMOV instruction, specify n (number of transferred points) which does not exceed the used device range. If the value exceeds the used device range, the data of other device will be rewritten.



6.6 Program Branch Instructions

- 1) The program branch instructions cause a branch inside the sequence program and execute the subroutine program/microcomputer program.
- 2) The program branch instructions are available in the following 6 types.

Function Symbol	Available Device					0er	im		
	Bit device	Word (16-bit) device	Constant Pointer Level	Processing Unit	Digit Specification	Step Number	Index Qualification	Execution Condition	Carry Flag
	XYMLBF	TCDWZVK	KHPN	1 bit 16bits 32bits 0	ther a	St	Ē		°
FEND, RET					_ _	- 1	1		—
СОМ						1			
CJ, CALL	Р		O			- 3			
SUB	n	d	20			5			





POINT

- (1) When COM instruction is executed, the following operation is performed.
 - 1) If communication of link data has been completed between the master station and the link card in the A0J2P23(R23) before the execution of COM instruction, data interchange will be made immediately between the CPU unit and link card.

If link data communication has not yet been completed between the master station and the link card in the A0J2P23(R23), data interchange will be made between the CPU unit and link card after completion of link data communication.



- 2) Execution of COM instruction enables general data processing (communication between CPU unit and peripheral equipment or special function unit) in addition to data link information interchange.
- (2) COM instruction may be used several times during 1 scan. However, each time COM instruction is executed, scan time increases by the data link information interchange time and general data processing time.


6.6.1 Program explanation

(1) Main routine program

The main routine program is always executed during CPU RUN. This program ranges from step 0 to END (FEND).

The main program configuration and processing will be explained below.

1) There is a program which is not always executed

If there exists a program which is not always executed, use 1 END instruction at the end of the program and use CJ instruction between 0 and END so that the normally unexecuted program is skipped and not executed. In this case, execution cannot jump to a location below END. If the execution has jumped to a place below END, error will occur, the PC will stop operation, and all outputs Y will turn off. Applications are as follows:

- Since the program between MC and MCR is executed if the master control is off, jump the program between MC and MCR using CJ instruction to increase the processing speed, when the master control is off.
- Skip the program, which is not executed normally, using CJ instruction to increase the processing speed.
- 2) To divide into control blocks

To divide the main routine program into several control blocks, terminate 1 program with FEND instruction. Then, arrange all blocks serially to make 1 main routine program. Terminate the main routine program with END instruction. To skip the divided programs, use CJ instruction.





POINT

(1) When CJ instruction is not used, the program may be executed from step 0 to the first END (FEND). Therefore, the programs created below END (FEND) cannot be executed.



- cannot be executed.
- (2) Subroutine program

Use the subroutine program if it is desired to execute a specific program several times during 1 scan or to execute a given program when a certain condition has enabled.

Create the subroutine program below the main routine program (below FEND). Execute the subroutine program using <u>CALL</u> instruction. When <u>CALL</u> instruction is executed after its input condition has been enabled, the execution jumps to the subroutine program. When the input condition is off, the main routine program is executed and the subroutine program is not executed.



(1) The subroutine programs cannot be nested.



6.7 Shift Instructions

1) The shift instructions shift data.

2) The shift instructions are available in the following 4 types.

The shift data of bit devices (Y, M/L, B, F) is ON/OFF information. The shift data of word devices (T, C, D, W) is the content of word device.



Classifi- cation	Function Symbol	Symbol		Function				Program	n Exam	ple		
Left shift	BSFL	-BSFL D n-	Before operation After operation	n (shift range)	М	10 to N	enables 132, to 1 xample	s, this p the left	by 1 pc	shifts 2: bint. At the ris		
Left	DSFL	- DSFL D n	Before operation After operation	n (shift range)	0 4 4 4	мо 🗕	SFL M	_S M	23 W	of XO, M can. Vhen MO o M32 a point t) enable: are shifte	s, M10 ed
				n (shift range)		Step No.	Instruction		Devic	:e		
				0+(n-1)		0	LD.	X0				
	BSFR	-BSFR D n	Before			1	PLS	M0				
Ľ			operation After	M9012		4	LD	M0				
t shi			operation		ļ	5	BSFL	M10	K23	<u> </u>		
Right shift	DSFR		Before operation After operation	n (shift range)		12	END		<u> </u>	<u> </u>		

POINT

For BSFR and BSFL, a value to be specified at D (destination) does not have to be a multiple of 0 or 8. Any word device number (within the specified device range) can be specified at D.



6.8 Logical Operation Instructions

- 1) The logical operation instructions perform logical operations, such as logical product and logical sum, in units of 1 bit.
- 2) The logical operation instructions are available in the following 4 types.

					A٧	all	lat	ble	C	e٧	ric	e						Γ								۶.	Ĕ	Ι.					1*1:	W (link register) may be
Function Symbol	\backslash	8	it	de	vic	e	1	NO		(1 9V		Dit B)	Constant		Pointer	Level			ſ	Ргосе	855	sing Un	it		Specification	p Number	a Ouslification		Execution Condition		Carry Flag	*2:	used only for A0J2P23 (R23). • indicates that index
		X	YN	<i>1</i>	_ [E	3 F	= 1			۶Į	V.	z١	1	ĸ	н	Ρ	N	1	bit		16bit	s	32bits	Ot	ner	Cigit	Ste	, Sec				ပီ	2.	qualification may be
WAND, WOR	s														0					T	0						_							used.
WXOR, WXNR	D	ζ.v chỉ					÷				- 1	k	- 1-	5							0						5	C		ļJL	-	_		
NEG	D											x									0						3	С	5		_			

classifi- cation	Function Symbol	Symbol	Function	Program Example
Logical product	WAND	[WAND S D]-		When X0 enables, this program performs AND operation of D0 data and 0F0FH and stores the result to D0.
Logical sum	WOR	- WOR S D	D v S - D	At the rise (OFF→ON) of X0, M0 enables 1 scan. When M0 enables, AND operation is performed.
Exclusive OR	WXOR	- WXOR S D	D + S - D	Step No. Instruction Device 0 LD X0
Negative exclusive OR	WXNR	- WXNR S D		1 PLS M0
2's complement	NEG		D + 1 → D	



REMARKS

Processings of logical product, logical sum, exclusive OR, and negative exclusive OR are as described in the following table.

		Operation	Ex	am	ple
Classification	Processing	Expression	Α	В	Υ
			0	0	0
	If both datas A and B are 1, the result is	Y=A∙B	0	1	0
Logical product	1. Otherwise, the result is 0.	T-A-D	1	0	0
			1	1	1
			0	0	0
	If both datas A and B are 0, the result is		0	1	1
Logical sum	0. Otherwise, the result is 1.	Y=A+B	1	0	1
			1	1	1
			0	0	0
	If two datas A and B are equal, the result	Y≖Ā•B+A•B	0	1	1
Exclusive OR	is 0. If they are different, the result is 1.	Y=A•B+A•B	1	0	1
			1	1	0
			0	0	1
Negative	If two datas A and B are equal, the result	Y=(A+B)(A+B)	0	1	0
exclusive OR	is 1. If they are different, the result is 0.	f = (A+B)(A+B)	1	0	0
			1	1	1



6.9 Data Processing Instructions



1) The data processing instructions count, decode, and encode data.





6.10 Special Unit Instructions

- 1) The special unit instructions perform the following operations to the buffer memory in the special function unit.
 - Write: Transfers data from the word devices of the PC to the buffer memory of special function unit.
 - Read: Transfers data from the buffer memory of special function unit to the word devices of the PC.



2) The special unit instructions handle 16-bit and 32-bit data.

16-bit data processing:

: Transfer is made in units of 16 bits. (FROM, TO)

32-bit data processing: Transfer is made in units of 32 bits (2 words). (DFRO, DTO)

3) The special unit instructions are available in the following 4 types.

					A٧	aila	abl	ə C	ev	ice	•									<u>ه</u>	ē	8			*1:	W (link register) may be used only for A0J2P23
Function Symbol		8	it	de	/ic	e	Wo	rd de	(1) vic	3-t :e	it)	Constant	Colorine C	I avai			Proces	sing Uni	t	t Specification	ap Number	ix Qualification	Execution Condition	erry Flag	*2:	(R23). The number of steps is 11
		X	Y	/ L	. 8	F	Т	cl	۶V	ΙŻ	V	ĸ	-	PN	1	bit	16bits	32bits	Othe	- lig	Step	Index		õ		only for DTO instruction.
	n1			1.00	1.00							0	b	-											-3:	 indicates that index qualification may be used.
то, рто	n2	1 1			24.00							0	C								9/1					
FROM. DERO	°∕₀				100					200]_		Ň				9/1	ן יי ו				
	n 3			12 14	2 M.M.			T		2.00		0	þ	2.5- % 2	1											

Classifi- cation	Function Symbol	Symbol	Function	Program Example
79	FROM		Buffer memory Word of special devices in PC function unit □ ★ □ 2 ★ ▲	While X0 enables, this program reads the X-axis output speed of AD71, which is loaded in slot 0 of extension base unit, to D0.
Data read				Ladder example
ŏ	DFRO		*: FROM instruction in units of 16 bits. DFR0 instruction in units of 32 bits.	

6. BASIC AND APPLICATION INSTRUCTIONS



Classifi- cation	Function Symbol	Symbol	Function		F	rogram	n Examp	le	
te	то		Buffer memory Word of special devices in PC function unit S * n2 *	Coding	[
write				Step No.	Instruction		Dev	ice	
Data				. 0	LD	X0			
Da			Write X	1	FROM	H10	K600	D0	K1
			* : TO instruction in units of 16 bits.	6	END				
		·	DTO instruction in units of 32 bits.				•		

6-17 ----



POINT

For the special unit instructions, specify n1, n2, and n3 as described below.
(1) n1: Specify the upper 2 digits of the head address (re- presented in hexadecimal) of the special function unit. Therefore, there is the following difference between decimal and hexadecimal numbers.
a) Hexadecimal (H): Specify the upper 2 digits of the head address of special function unit.
b) Decimal (K): Specify a decimal value which has been converted from the upper 2 digits of the head address of special function unit.
-Example
If the head address of the special function unit is 130, n1 is as follows.
 H13 when specified in hexadecimal. When specified in decimal, calculate according to the following expression.
Expression = $1 \times 16^{1} + 3 \times 16^{0}$ = $16 + 3$ = 19
Therefore, n1 is K19 when specified in decimal.
(2) n2: Specify the buffer memory address in the special unit. (For details of the buffer memory, refer to the User's Manual for the special function unit.)
(3) n3: Number of transfers (Number of datas to be written, number of datas to be read)
(a) FROM, TO: The number of transfers is 1 word device (16 bits).
(b) DFRO, DTO: The number of transfers is 2 word devices (32 bits).



6.11 Other Instructions

The other instructions include WDT reset, special timing pulse, and ASCII conversion instructions.

6.11.1 WDT reset

- 1) The WDT reset instruction resets the watch dog timer in the sequence program.
- Use the WDT reset instruction when the period of time from step 0 to END (FEND) in the sequence program exceeds the set value (200ms) of the watch dog timer depending on conditions.
- 3) The period from step 0 to the WDT instruction and the period from the WDT instruction to END (FEND) should not exceed 200ms, respectively.



4) The WDT instruction may be used 2 or more times during 1 scan. In this case, note that if an error occurs, it will take time until output is disabled.

Function	n Symbol		Bit de	evice	lable D Word de	(16-bi vice	t) timetaut			Process	ing Unit	ŧ	t Specification	Step Number	er Qualification	Execution Condition	arry Flag	
wc	от		(YM	LBF	TCC	wz	V K F	PN	1 bit	16bits	32bits	Other	Digit	ன் 1	Inde		ő	
Classifi- cation	Function S	ymbol			Sym	ool			-	F	uncti	on					Pro	gram Example
WDT reset		r)	_		WD.	Г		ł		w lesets log tir			END			hile X0 is on, Idder example		program resets WDT.



6.11.2 Special timing pulse

- 1) The special timing pulse instruction enables the timing clocks for user (M9020, M9021).
- 2) The timing pulse enabled by the DUTY instruction is reset by:
 - a) executing the DUTY instruction again with n1=0 setting;
 - b) performing reset with the reset switch; or
 - c) turning off the PC power.
- 3) When n1 and n2 have been set to 0,
 - a) n1=0: The timing pulse remains off.
 - b) n1>0, n2=0: The timing pulse remains on.
- 4) Convert the DUTY instruction command into pulse using PLS instruction. If not converted into pulse, the DUTY instruction command executes the DUTY instruction at every scan during ON. Therefore, proper timing pulse cannot be obtained.



Classifi- cation	Function Symbol	Symbol	Function	Program Example
Special timing pulse	Ουτγ		Step number Command	When X0 is enabled, this program enables M9021 5 scans and disables 3 scans. When X1 is enabled, this program disables M9021. 1) At the rise (OFF →ON) of X0, M0 is enabled 1 scan. 2) While M0 is on, timing pulse is set. 3) At the rise (OFF →ON) of X1, M1 is enabled 1 scan. 2) While M0 is on, timing pulse is set. 3) At the rise (OFF →ON) of X1, M1 is enabled 1 scan. 4) While M1 is on, timing pulse is set.



6.11.3 ASCII conversion

- 1) The ASCII conversion instruction converts the specified ASCII characters into the ASCII code.
- 2) After conversion, the ASCII code is stored into 4 points beginning with the specified device.
- ASCII conversion is enabled for the alphanumeric characters and special symbols in the following table. The ASCII codes shown below are expressed in hexadecimal.

Alphanumeric Character	ASCII Code								
0	30	A	41	к	4B	U	55	SP	20
1	31	В	42	L	4C	v	56	*	2A
2	32	С	43	м	4D	w	57	+	2B
3	33	D	44	N	4E	x	58	_	2D
4	34	E	45	0	4F	Y	59	1	2F
5	35	F	46	P	50	Z	5A	<	3C
6	36	G	47	٥	51		· · ·	=	3D
7	37	н	48	R	52			>	3E
8	-38	1	49	S	53				
9	39	J	4A	т	54	••••••		-	

					Ava	aila	зbi	e I	De	vic	e											ition	٩.	5	1	
Function Symbol	\backslash	в	it	dev	/ic	8	W			16- Ice		:)	Constant	PNINTEL	Level	5		Proc	ess	ing Unit	:	: Specification	dmuN qe	ex Qualification	Execution Condition	arry Fla
		X	Υļ	МL	. 8	F	Т	С	D	W	Z	۷	KI	+ F	N	1	1 bit	165	its	32bits	Other	Digit	Step	ŝ		ö
ASC	D	4			124 13		0	0	0	d				1.00		-		-	-		—		13	0		—

*1: W (link register) may be used only for A0J2P23 (R23).

Classifi- cation	Function Symbol	Symbol	Function				Program Exan	nple		
ASCII conversion	ASC	ASC D	Alphanumeric character Special symbol Head b+0 b+1 b+1 code Lower * 8 bits 8 bits 8 bits 8 bits	"A into Lad	BCDEI to D0 to der ex	a converta nd stored e (OFF→C) is enabled FGH″ is I into ASC stored int) N) d I,			
ASI		special symbol		Г	Step No.	Instruction	D	evice		1
				ŀ	0	LD	 X0			
				ŀ	1	PLS	MO			1
				ľ	4	LD	MO			
				Ī	5	ASC	ABCDEFGH	DO		1
				Ē	18	END				



6.11.4 Print instructions

- 1) The print instructions output the specified 16-character data from the output unit.
- 2) The output unit uses serial 10 points, beginning with the specified output number (Y number), to output the following signals. In this case, only multiples of 8 (the lower 1 digit is 0 or 8) may be specified for the starting output number.
 - a) Data output: 8 points beginning with the specified output number
 - b) Strobe signal: 1 point
 - c) Print instruction execution flag: 1 point
- 3) For the output signal from the output unit, 1 character is sent in 30ms. To send 16 characters, 480ms (=16 x 30) is required. However, data switching and strobe signal ON/OFF during sending are interrupt processings which stop the execution of the sequence program per 10ms. Therefore, sequence processing is continued during data sending with print instruction.
- 4) The strobe signal indicates the data read timing per 1 character. Therefore, read the data while the strobe signal is on. The strobe signal is a pulse of 10ms ON and 20ms OFF.
- 5) The print instruction flag is an interlocking signal when several print instructions are used.



Fig. 7.1 Print Data Output Timing

6. BASIC AND APPLICATION INSTRUCTIONS



		Available Device										tion	5	5					1 *1:	W (link register) may be									
Function Symbol	\backslash	Bit device		•	Word (16-bit) device		t)	Constant		Level		F	Proce	essi	ing Unit	t	Specification	p Number	x Qualification	Execution Condition		rry Flag		used only for A0J2P23 (R23).					
	/	X	YN	ΛL	B	F	τю		N	ΙZ	V	ĸ⊦	۱F	N	1 bi t	:	16bi	ts	32bits	Other	Belt	Step	Index				Car	*2:	When bit device is used, device number to be
PR	s		1.2	12.85		16.901	q	þ	þ		1000		10.00					-		8 points								1	specified is only 0 or a multiple of 8. (Except F of
	D		þ	8 8 8			1	1000	2 2	1000			Sec. 1940			-		-		10 points	1				PRC instruction)				
PRC	s	1000	South Contraction	3 5 24 012		0	200 ((((((((((((((((((S. 6. 3		1.100			1999	-		-		-		—		7	[J	L			
FRU	D		С	20 AN				10.00					Nor all			-		-		10 points									

Classifi- cation	Function Symbol	Symbol	Function	Program Example
instruction	PR	- PR S D	Upper 8 bits Lower 8 bits S + 0 S + 1 S + 1 S + 3 S + 3 S + 4 S + 4 S + 4 S + 4 S + 4 S + 4 S + 7 S + 6 S + 7 S +	When X0 is enabled, this program outputs data in D0 to 7 from Y20 through Y2A. Ladder example X0 PLS M0 M0 Y2A Coding 4 PR D0 Y20
Print instr	PRC	PRC S D	PRC instruction slastice + FO to F95 can be specified.	Step No. instruction Device 0 LD X0

t device is used, umber to be I is only 0 or a of 8. (Except F of truction)



6.12 BCD 6-digit multiplication/division, BIN 32-bit addition/subtraction/multiplication/ division

 There are no instruction symbols for BCD 6-digit multiplication/ division or BIN 32-bit addition/subtraction/multiplication/ division: these operations are specified using the format SUBH
 []] (where []] is determined in accordance with each instruction).

For details on the SUB instruction, refer to Section 6.6.

(2) Applicable version

The instructions described in (1) above can be used with A0J2 modules of the following software versions or later. (The software version is indicated on the rating plate of the A0J2CPU.)

Table	6.1	A0J2	Software	Versions
-------	-----	------	----------	----------

CPU Model	S/W Version					
A0J2CPU	808FK					
A0J2CPU-DC24	808BC	which we wanted the software				
A0J2CPUP23	808DL	version.				
A0J2CPUR23	808GL					



Addi	tional Instructions	Instruction Format	Processi	ng Details
		instruction Format	Data for Operation	Operation Result
BCD	6-digit multiplication		Operation for 12 x 50	 D9036 D9035 D9034 D9036 D9035 D9034 D9037 is not subject to processing and does not change.
	6-digit division		Operation for 50 ÷ 12 D9031 D9030 D9032 D9032 Color 0 0 5 0 ÷ 10 + Color 0 0 0 1 2 color 1 2 color 0 0 0 1 2 color 0 0 0 1 2 color 0 0 0 0 1 2 color 0 0 0 0 0 1 2 color 0 0 0 0 0 1 2 color 0 0 0 0 0 0 1 2 color 0 0 0 0 0 0 1 2 color 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\Rightarrow \begin{array}{c} \begin{array}{c} \hline \\ \hline $
	32-bit addition		Operation for 12 + 50 0.09031 0.9030 0.00000 0.0000 0.00000 0.00000 0.00000 0.00000 0.000000 0.00000 0.000000 0.00000 0.0000000 0.000000 $0.00000000000000000000000000000000000$	D9035 D9034 0:0:0:0:0:3:E 32-bit signed binary (62 = 3E _H) * * D9036 and D9037 are not subject to processing and do not change.
	32-bit subtraction		Operation for 12 - 50 0.0031 0.0030 0.00000 0.0000 0.00000 0.00000 0.000000 0.000000 0.0000000000 $0.00000000000000000000000000000000000$	D9035 D9034
BIN	32-bit multiplication		Operation for 12 x 50 $D9031$ $D9030$ $D9033$ $D9032$ 0.000 0.000 0.000 0.000 0.000 0.000 32-bit signed binary $(12 = C_H)$ $(50 = 32_H)$ $(50 = 32_H)$	D9037 D9036 D9035 D9034 ⊃ 000000000000000000000000000000000000
	32-bit division	- SUB HFFFA	Operation for 50 ÷ 12 00031 00030 00010 0003 00010 0000 32-bit signed binary (50 = 32 _H)	$ \begin{array}{c} \overbrace{g}^{2} & \underbrace{D9035} & \underbrace{D9034}_{g} & \overbrace{g}^{2} & \underbrace{D9037}_{g} & \underbrace{D9037}_{g} & \underbrace{D9037}_{g} & \underbrace{D9036}_{g} \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$

Table 6.2 Instruction Formats and Processing Details for Additional Instructions



(3) Programming method

(a)On execution of the microcomputer program call (SUB H [____]) after the data for the operation has been stored in D9030 to D9033, the specified operation is executed and the operation result is stored in D9034 to D9037.

(b)The programming procedure is shown Figure 6.2.



Figure 6.2 Programming Procedure



7. TROUBLESHOOTING

7.1 Troubleshooting

This section explains troubleshooting procedures and the definitions and corrective actions of error codes.

7.1.1 Troubleshooting flow chart

Errors will be explained below, classified by phenomena.





7.1.2 Flow chart used when "POWER" LED has turned off

This section explains the flow chart used when "POWER" LED has turned off at power-on or during operation.





7.1.3 Flow chart used when "RUN" LED has turned off

This section explains the flow chart used when "RUN" LED has turned off during operation.



7-3



7.1.4 Flow chart used when "RUN" LED flickers

This section explains the flow chart used when "RUN" LED flickers at power-on, at the start of operation, or during operation.



7-4 -



7.1.5 I/O unit troubleshooting

I/O unit troubleshooting will be explained below.

(1) Although external input equipment is off, the PC input is on



POINT

The external factor indicates external equipment failure, external power fault, wrong wiring, noise, etc.



(2) Although external input equipment is on, the PC input is off



7-6 -

.



(3) Although the PC output is on, external output equipment does not turn on





7.2 Error Code List

If error has occurred at the start or during PC RUN, the self-diagnostic function displays the error or stores the error code (including the step number) into the special register. Table 7.1 shows the error codes, causes, and corrective actions. Take a proper action to remove the cause.

Error Message	Content of Special Register D9008 (BIN value)	CPU Status	Error and Cause	Corrective Action
"INSTRCT. CODE ERR" (Checked at the execution of instruction)	10	Stop	 Instruction code, which cannot be decoded by CPU, is included in the program. (1) ROM including invalid in- struction code, has been loaded. (2) Memory contents have been corrected. 	 Read the error step by use of peripheral equipment and correct the program at that step. In the case of ROM, rewrite the contents of the ROM or change the ROM.
"MISSING END INS." (Checked at STOP → RUN)	12	Stop	(1) There is no END (FEND) instruction in the program.	(1) Write END at the end of the program/subprogram.
"CAN'T EXECUTE (P)" (Checked at the execution of instruction)	13	Stop	 There is no jump destination or plural destinations specified by the instruction. Although there is no <u>[CALL]</u> instruction, the <u>[RET]</u> instruction exists in the program and has been executed. CJ instruction has been executed with its jump destination located below END instruction. CALL instructions nested. 	(1) Read the error step by use of peripheral equipment and correct the program at that step. (Make correction such as the insertion of jump des- tination or the changing of jump destinations to one.)
"WDT ERROR" (Checked at the execution of END instruction	F	Stop	 Scan time exceeds watch dog error monitor time. (1) Scan time of user program has become excessive. (2) Scan time has lengthened due to instantaneous power failure which occurred during scan. 	(1) Check and reduce the user program scan time (to within 200ms) using CJ instruction, etc.



7-8 ·

7. TROUBLESHOOTING



Error Message	Content of Special Register D9008 (BIN value)	CPU Status	Error and Cause	Corrective Action
"END NOT EXECUTE" (Checked at the execution of END instruction)	24	Stop	 When the END instruction is executed, another instruc- tion code has been read due to noise, etc. The END instruction has changed to another instruc- tion code for some reason. 	(1) Perform reset and run. If the same error is display ed again, it is the CPU hard ware error. Therefore, con sult nearby service center representative, or branch.
"FUSE BREAK OFF" (Checked continuously)	32	Run (Stop)	There is an output unit of which fuse has blown.	(1) Check the fuse blow indicator LED of output unit and change the fuse of unit ownich LED is on.
"CONTROL- BUS ERR." (Checked at the execution of FROM and T0 instructions)	40	Stop	The FROM and T0 instructions cannot be executed. (1) Error of control bus with special function unit.	(1) Since this is the special function unit, CPU unit of base unit hardware error Therefore, change the unit and check the defective unit. For the defective unit consult nearby service cert ter, representative, of branch.
"SP. UNIT DOWN" (Checked at the execution of FROM and T0 instructions)	41	Stop	 When the FROM or TO instruction is executed, access has been made to the special function unit but the answer is not given. (1) The accessed special function unit is defective. 	Since this is the accessed specia function unit error, consult near by service center, representative or branch.
"SP. UNIT ERROR" (Checked at the execution of FROM and TO instructions)	46	Stop	(1) Access (execution of FROM to TO instruction) has been made to a location where there is no special function unit.	(1) Read the error step by us of peripheral equipment and check and correct th content of FROM or T0 in struction at that step by us of peripheral equipment
"OPERATION ERROR" (Checked at he execution of instruction)	50	Run	 The result of BCD conversion has exceeded the specified range (9999 or 9999-9999). Setting has been performed exceeding the specified device range and operation cannot be performed. 	 (1) Read the error step by use of peripheral equipment and check and correct the program at that step. (Check device setting range BCD conversion value, etc.)
"BATTERY ERROR"	70	Run	 The battery voltage has reduced to less than the spe- cified value. The battery lead is discon- nected. 	 Change the battery. When RAM or power failure compensation is used, con- nect the battery.

Table 7.1 Error Code List

Ň



APPENDIX

- **1. OPERATION PROCESSING TIME**
 - 1) Operation processing time of the AOJ2 instructions will be indicated on the following pages.
 - Operation processing time of the basic and application instructions has been measured when both the source (S) and destination (D) are word devices.
 - Operation processing time differ slightly in the following cases. Use the values on the following pages as guide of the operation processing time.
 - a) Source and destination datas used for operation
 - b) Source and destination devices used for operation
 - 4) When the index qualification is performed, the values on the following pages will be different.



1.1 Sequence Instructions

Instruction		Con	ditior	n (Device)		Processing Time	Instruction		Con	dition (Device)	Processing Time
								~		When not executed	5.6
LDI			x,	Y		5.6		Ŷ		When executed	5,6
AND								M, L		When not executed	12
ANI								В		When executed	132
OR		М,	L, B,	F, T, C		4.4	[Der]	r		When not executed	12
ORI							RST	F		When executed	1676
ANB						4,4		то		When not executed	12
ORB					4.4		т, с		When executed	220	
	Y			<u> </u>		5.6		D,W		When not executed	12
		М, L, B						V,Z		When executed	150
	F		Whe	n not executed		139	NOP				3.7
			W	nen executed		152	END				1843
		Ins	truct	ion execution time		4.4	MC	M,L		When not executed	155
		8	w	hen not execute	not executed			JV1, L		When executed	148
	т	time at	executed	After time-o	ut	30	[MCR]				239
[OUT]		Processing time at	When exec	When	к	75	PLS			When not executed	154
		P.	8	added	D	85	PLF	M,L	When executed	ON	157
		Ins	tructi	ion execution time		4.4			When e	OFF	157
		END	w	hen not execute	ed	5.5	SFT	M,L		When not executed	12
		at		When not co	ount	24	SFTP]			When executed	145
		Processing time	When executed	After count-c	out	26	MPS		•		4.4
		cessir	When	When count	κ	67	[MRD]				4.4
		Pro			D	78	[MPP]		-		4.4
	Y		When	n not executed		5.6					
			Wł	nen executed		5.6					
	Special M		Wher	n not executed		12					
SET	В		W	nen executed		132					
	F		When	n not executed		12					
			W	nen executed		148					
	M, L		Wher	n not executed		4.4					
			WH	nen executed		4.4					

 Table 1.1 Sequence Instruction Processing Time

(Unit: µs)



POINT

(1) "When not executed" in the above table indicates that the input condition is off.



- (2) "When not counted" of OUT C instruction indicates that the input condition remains on and the counter does not count.
- (3) "OFF" of PLS and PLF instructions indicates that the input condition remains on 1 scan after it has turned on (off for PLF), and the pulse is not generated.



1.2 Basic and Application Instructions

- (1) Table 1.2 shows processing time for the execution of the basic and application instructions.
- (2) When the basic and application instructions are not executed, processing time is obtained by the following expression.

Processing time at no execution		
$= 4.4 \times (number of inst$	truction steps) μ S	;

				· · · · · · · · · · · · · · · · · · ·	(Unit: µs)
Classification	Instruction	Processing Time	Classification	Instruction	Processing Time
	LD= S1 S2	344		+ S D	274
	AND= S1 S2	335		- S D	278
	OR= S1 S2	340	BIN arithmetic	* S1 S2 D	424
	LD<> S1 S2	339	instruction	/ S1 S2 D	654
	AND<> S1 S2	339		I NC D	172
	OR<> S1 S2	329		DEC D	172
	LD> S1 S2	339	BCD arithmetic operation	DB+ S D	344
	AND> S1 S2	339	instruction	DB- S D	344
Comparison	OR> S1 S2	329		BCD S D	299
instruction	LD<= S1 S2	399	BCD ↔ BIN conversion	DBCD S D	309 to 1889
	AND<= S1 S2	334	instruction	BINSD	379
	OR<= S1 S2	334		DBIN S D'	409 to 1119
	LD< S1 S2	339	Data transfer	MOV S D	249
•	AND< S1 S2	339	instruction	FMOV S D n	n=30 n=76 744 1624
	OR< S1 S2	329			·····
	LD>= S1 S2	339			
	AND>= S1 S2	329			
	OR>= S1 S2	339			

(Unit: µs)

Table 1.2 Basic and Application Instruction Processing Time (Continue)

APPENDICES

/	M	ΕL	SE	<u>С-</u>	
/_	<i>I V.I</i>			\leq	

(Unit: µs)

Classification	Instruction	Processing Time	Classification	Instruction	Processing Time
Program branch instruction	CJ P**	103		SUM S	359
	FEND	1789	Data processing	DECO S D n	n=2 n=8 396 504
	CALL P**	163		ENCO S D n	n=2 n=8 784 2684
	RET	109	Special function unit instruction	FROM n1 n2 D n3	530 to 1130
	SUB n	When not executed 11		DFRO n1 n2 D n3	530 to 1130
	СОМ	279		TO n1 n2 S n3	530 to 1130
Logical operation instruction	WAND S D	274		DTO n1 n2 S n3	530 to 1130
	WOR S D	274	Others	WDT	97
	WXOR S D	274		DUTY n1 n2 D	399
	WXNR S D	274		ASC ASCII D	549
	NEG D	174		PR S D	289
Shift instruction	BSFR D n	n=5 n=15 349 554		PRC S D	254
	DSFR D n	n=5 n=15 364 424	:		
	BSFL D n	n=5 n=15 369 434			
	DSFL D n	n=5 n=15 359 424	1		

Table 1.2	Basic and	Application	Instruction	Processing Time
	Dasic allu	Application	11130 000001	rioocaanig rinno

IMPORTANT

Design the configuration of a system to provide an external protective or safety inter locking circuit for the PCs.

Under no circumstances will Mitsubishi Electric be liable or responsible for any consequential damage that may arise as a result of the installation or use of this equipment.

All examples and diagrams shown in this manual are intended only as an aid to understanding the text, not to guarantee operation. Mitsubishi Electric will accept no responsibility for actual use of the product based on these illustrative examples.

Owing to the very great variety in possible applications of this equipment, you must satisfy yourself as to its suitability for your specific application.

type A0J2

Programming Manual

MODEL A0J2-PROGRAM-E MODEL 13J751 IB(NA)66057-C(9503)MEE

MITSUBISHI ELECTRIC CORPORATION

HEAD OFFICE : MITSUBISHI DENKI BLDG MARUNOUCHI TOKYO 100-0005 TELEX : J24532 CABLE MELCO TOKYO NAGOYA WORKS : 1-14 , YADA-MINAMI 5 , HIGASHI-KU, NAGOYA , JAPAN

When exported from Japan, this manual does not require application to the Ministry of International Trade and Industry for service transaction permission.